Ternary SRAM circuit designs with CNTFETs - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue International Journal of Circuit Theory and Applications Année : 2023

Ternary SRAM circuit designs with CNTFETs

Résumé

SummaryStatic random-access memory (SRAM) is a cornerstone in modern microprocessors architecture, as it has high power consumption, large area, and high complexity. Also, the stability of the data in the SRAM against the noise and the performance under the radian exposure are main concern issues. To overcome these limitations in the quest for higher information density by memory element, the ternary logic system has been investigated, showing promising potential compared with the conventional binary base. Moreover, carbon nanotube field effect transistor (CNTFET) is a new alternative device with proper features like low power consumption and threshold voltage dependency on CNTAQAUTHOR: Please provide the expanded form of CNT at first mention in the abstract and in the body if it is an acronym. diameter. This paper proposes a new design for ternary SRAM using CNTFET and its evaluation by comparing it against two other designs in many aspects. Moreover, we investigated the static noise margin for the three designs to discuss their stability. Furthermore, we studied the reliability of the designs by evaluating the soft errors effect.
Fichier non déposé

Dates et versions

hal-04079744 , version 1 (24-04-2023)

Identifiants

Citer

Doaa Abdelrahman, Mohammed Fouda, Ihsen Alouani, Lobna Said, Ahmed Radwan. Ternary SRAM circuit designs with CNTFETs. International Journal of Circuit Theory and Applications, 2023, ⟨10.1002/cta.3586⟩. ⟨hal-04079744⟩
4 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More