

# **FPGA** Implementation of Numerical P Systems

Zeyi Shang, Sergey Verlan, Gexiang Zhang, Haina Rong

# ▶ To cite this version:

Zeyi Shang, Sergey Verlan, Gexiang Zhang, Haina Rong. FPGA Implementation of Numerical P Systems. International Journal of Unconventional Computing, 2021, 16 (2-3), pp.279-302. hal-04032275

# HAL Id: hal-04032275 https://hal.science/hal-04032275

Submitted on 25 Apr 2023

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# FPGA Implementation of Numerical P Systems

 ZEYI SHANG<sup>1,2</sup>, SERGEY VERLAN<sup>2</sup>, GEXIANG ZHANG<sup>1,3\*</sup>
 <sup>1</sup> School of Electrical Engineering, Southwest Jiaotong University, Chengdu 611756, China
 <sup>2</sup> Univ Paris Est Creteil, LACL, F-94010 Creteil, France
 <sup>3</sup> College of Information Science and Technology, Chengdu University of Technology, Chengdu 610059, China

9	Numerical P Systems (NPS) is a variant of P systems using real-
10	valued quantities. It was shown that it can successfully be ap-
11	plied for different real-world problems, in particular in the area
12	of robotic control. In this paper we introduce an extension of
13	NPS, called Generalized Numerical P Systems (GNPS) and we
14	describe an efficient implementation of GNPS using FPGA hard-
15	ware. This allows to build fast controller chips based on (G)NPS
16	and interacting directly with the environment. Two test cases are
17	presented describing the implementation results of Sobel image
18	edge detection algorithm.

*Key words:* Membrane Computing, numerical P system, enzymatic numerical P system, generalized numerical P system, Field Programmable
 Gate Array (FPGA), hardware implementation.

# **1 INTRODUCTION**

1

Membrane computing (MC) is a natural computation paradigm abstracted from structural and functional features of living cells [29, 24]. Computing models in MC are called *P Systems*. There is an intense theoretic research in the area of MC focusing primarily on computability aspects, in particular on Turing-computability, see [15] for an overview. There is a huge number of

<sup>\*</sup> Corresponding author: Gexiang Zhang, E-mail: zhgxdylan@126.com

27 different variants of P systems, we cite some important variants below: cell-

<sup>28</sup> like P systems [29, 16], tissue/population-like P systems [19, 1, 8], spiking

neural P systems [13, 10, 14] and P systems with active membranes [30, 12, 30
36].

Because of the biological background of P systems, they are used as mod-31 eling frameworks for biological and ecological systems, see [5, 18, 20, 23] 32 for more details. As for engineering application of P systems, it is a relatively 33 new direction in its early stage comparing to biological/ecological modeling 34 of P systems. Complex market interactions are modeled by population dy-35 namic P systems in [34]. Several variants of spiking neural P systems are 36 used in power system fault diagnosis [37, 32, 27, 45, 33]. Other applications 37 can be found in [46, 43, 44]. 38 Numerical P systems introduced in [31] is a variant of P systems very 39 different from the standard model. Instead of objects and rewriting rules it features real-valued variables which are updated in discrete time steps using a set of equations. This particularity, long time unexplored, is very interesting 42 for applications in the area of control theory, as usually a control is described 43 using a set of differential equations, which in many cases can be translated to 44 the NPS equation set. In order to be applicable to practical case studies NPS 45 model was extended to Enzymatic Numerical P systems (ENPS) [25] that al-46 lowed much more complex behaviors in the corresponding equations. This 47 in turn lead to the concept of membrane controllers [2] that are ENPS sys-48 tems designed to act as controllers and running in some environment. As a test bed the control of differential wheeled robots [2] (motion, obstacle 50 avoidance, wall following, robot following) was developed. In [39] a kine-51 matic controller and a proportional-integral-derivative controller are designed 52 for wheeled mobile robots. Another interesting application is found in [38] 53 where an environment classifier and a novel multi-behaviors control approach 54 are proposed to enhance the reactive navigation performance of autonomous 55 mobile robots. 56 Membrane controllers mentioned above require several ingredients. The 57 evolution of a robot in a real or simulated environment requires a program 58 that reads/transmits the values of robot' sensors (usually distance and speed), 59 runs the simulation of the controller (given in ENPS form) for one or several 60 steps and then updates/transmits the values of actuators (usually robot wheel 61

62 motors). Before running the simulation this program should assign initial

values for the membrane controller and after the simulation it should retrieve

<sup>64</sup> corresponding output values from it. The controller itself is simulated using

a custom simulator [2, 7] or by Matlab code [39, 38]. In some cases [7, 38]

<sup>66</sup> the experiments were carried out in real robot environments. To speed-up

<sup>67</sup> the simulation in the case of complex controllers [40] the use of graphical

<sup>68</sup> processing units (GPU) hardware architectures was proposed [11].

In this article we extend NPS to a new model that we call Generalized Nu-69 merical P systems (GNPS). The main idea behind this extension is to provide 70 a theoretical background allowing us to build custom parallel hardware archi-71 tectures using Field-Programmable Gate Array (FPGA) technology. We stud-72 ied what operations can be efficiently performed in hardware and restricted 73 the GNPS architecture to be a series of rules that imply that the dynamics of 74 the system is described using equations written in Presburger arithmetic. This 75 allows in turn a very efficient translation to a hardware description language 76 (HDL) used for FPGA circuit design, allowing to run the model at the clock 77 speed ( $10^8$  steps/s) and using a low number of ressources. To assist this trans-78 lation we developed a compiler that translates GNPS to Verilog HDL. This 79 allows to simplify the design process and to rapidly develop real hardware 80 prototypes. Moreover, it turns out that there is a tight link between GNPS, 81 sequential circuits [35], Mealy/Moore automata [21, 22] and synchronous 82 programming languages like Esterel and Lustre. 83 We considered several test cases and in this paper we present two of them, 84 describing implementation results of Sobel image edge detection algorithm 85 on Diligent Basis 3 FPGA board, based on Xilinx Artix 7 architecture. 86

This paper is organized as follows: Section 2 introduces the definition of NPS and ENPS, analyzing their relations with systems of difference equations, together with the definition of a normal form of (E)NPS. Section 3 extends the original definition of NPS to GNPS. Section4 discusses the FPGA implementation of two case studies in detail. Conclusions are drawn in Section 5.

# 2 DEFINITIONS

### 93 2.1 Numerical P Systems

Numerical P systems were introduced in [31] as a model for the study of
economical processes. They have a tree-like structure and each compartment
contains a set of real-valued variables as well as evolution rules, called programs. They are formally defined as follows.

<sup>98</sup> A numerical P system is the construct

$$\Pi = (m, H, \mu, (Var_1, Pr_1, Var_1(0)), \dots, (Var_m, Pr_m, Var_m(0)))$$

- $_{\rm 99}$   $\,$  where m>0 is the degree of the system, H is a set of labels,  $\mu$  is a mem-
- brane structure,  $Var_i$ ,  $Pr_i$  and  $Var_i(0)$  are the set of variables, programs and
- initial values from compartment  $i, 1 \le i \le m$ . By convention, we will label
- variables with two indices such that  $Var_j = \{x_{1j}, \dots, x_{k_j j}\}.$

A program (rule)  $P_{li} \in PR_i$  has the following form

$$P_{li}: F_{li}(x_{1i}, \dots, x_{k_i i}) \to c_{l1} | v_1 + \dots + c_{ln_i} | v_{n_i}$$

where variables  $v_1, \ldots, v_{n_i}$  belong to membrane *i*, or to the neighboring ones (the parent or the children of *i*).

The first part of the rule (function F) is called the production function, while the second part (at the right-hand-side of the arrow) is called the repartition protocol.

A rule is applied as follows [31]. First the value of the production function is computed, based on current values of the variables. Second, each variable  $v_s$ ,  $1 \le s \le n_i$  from the repartition protocol part receives the fraction  $\frac{C_{ls}}{\sum_{t=1}^{n_i} c_{lt}}$  of the computed production function value. If several rules update the same variable, then the corresponding amounts are added. Finally, the value of a variable at the beginning of each new step is reset to 0 if this variable was used in a computation of some production function.

It is not very difficult to observe that a computation in a NPS corresponds to a discrete time series, where the value of a variable at some time step is a function of the values of several variables at the previous time step. More precisely the evolution of the system can be described by the following equations:

$$x_{ji}(t) = \sum_{P_{lk} \text{ has } x_{ji} \text{ in rhs as } v_s} F_{lk}(x_{1k}(t), \dots, x_{r_k k}(t)) \frac{c_{ls}}{\sum_{r=1}^{n_k} c_{lr}} + \bar{x}_{ji}(t)$$
(1)

where  $\bar{x}_{ji}(t) = \begin{cases} x_{ji}(t) & \text{if } x_{ji} \text{ does not appear in any production function } F_{lk}, \\ 0 & \text{otherwise.} \end{cases}$ 

**Example 2.1.** Consider the following NPS, also depicted in Figure 1, with two membranes nested as follows:  $[1[2]_2]_1$ . Let  $Var_1 = \{a, b, f\}$ ,  $Var_2 = \{x, y\}$ ,  $Var_1(0) = (0, 1, 3)$ ,  $Var_2(0) = (0, 1)$ . The rules of the system are defined as follows:

$$Pr_{11}: 4(a+b) \to 1|a+1|f+2|x.$$
  
 $Pr_{12}: 3(x+y) \to 1|b+1|x+1|y.$ 



Numerical P system from Example 2.1. The nested (membrane) structure is represented by a Venn diagram; the variables and the rules are placed in corresponding locations; the initial value of variables follow them in square brackets.

It is not difficult to observe that the corresponding system can be rewritten as following time series with initial conditions a(0) = 0, b(0) = 1, f(0) = 3, x(0) = 0, y(0) = 1.

$$\begin{cases} a(t+1) = a(t) + b(t) \\ b(t+1) = x(t) + y(t) \\ f(t+1) = f(t) + a(t) + b(t) \\ x(t+1) = x(t) + y(t) + 2(a(t) + b(t)) \\ y(t+1) = x(t) + y(t) \end{cases}$$
(2)

125

This can be also written in a matrix form as follows

$$\begin{bmatrix} a \\ b \\ f \\ x \\ y \end{bmatrix} = \begin{pmatrix} 1 & 1 & 0 & 0 & 0 \\ 0 & 0 & 0 & 1 & 1 \\ 1 & 1 & 1 & 0 & 0 \\ 2 & 2 & 0 & 1 & 1 \\ 0 & 0 & 0 & 1 & 1 \end{pmatrix} \begin{bmatrix} a \\ b \\ f \\ x \\ y \end{bmatrix}$$
(3)

In many cases systems of recurrences can be solved analytically using standard methods. The analytical solution for system defined by Equation (2) is given below:

$$\begin{aligned} &a(t) = 2 \times 3^{t-2}, \qquad b(t) = 4 \times 3^{t-2}, \qquad f(t) = 3^{t-1} + 3, \\ &x(t) = 8 \times 3^{t-2}, \qquad y(t) = 2 \times 3^{t-2} + 1, \qquad t > 1 \end{aligned}$$

We would like to notice that by definition it is allowed to have several rules in a membrane. In this case, at each step, one of them is chosen and applied non-deterministically. However, for practical considerations, most of the systems considered in the literature have only one rule per membrane.

#### 130 Enzymatic Numerical P systems

<sup>131</sup> Enzymatic numerical P systems (ENPS), introduced in [25] are an extension

<sup>132</sup> of NPS that adds a new type of rules (called enzymatic):

$$P_{li}: F_{li}(x_{1i},\ldots,x_{k_ii})(e \rightarrow)c_{l1}|v_1+\cdots+c_{ln_i}|v_{n_i}|$$

The application of this rule is conditioned to the verification of the minimality condition between the values of e and  $x_{1i}, \ldots, x_{k_i i}$ . Unfortunately, there is no unique definition for this condition – several papers use different ones. Here is the list of most used conditions:

$$e > \min(c(x_{1i}), \dots, c(x_{ki})), \text{ in [25]}$$
  
 $e > \min(x_{1i}, \dots, x_{ki}), \text{ in [25]}$   
 $e > \min(|x_{1i}|, \dots, |x_{ki}|), \text{ in [26]}.$ 

The first definition above uses the function c(x), which is the concentration of x in the biological sense. For example, for a production function 2x + y we obtain c(x) = x/2, c(y) = y, see [25] for more details. As in the case of NPS, if there are several applicable rules, one of them is used nondeterministically. One can observe that ENPS also yield time series that use a conditional operator.

**Example 2.2.** Consider the following ENPS, also depicted in Figure 2, with three membranes nested as follows:  $[1[2]_2[3]_3]_1$ . Let  $Var_1 = \{a, b\}$ ,  $Var_2 = \{E\}$ ,  $Var_3 = \{c\}$ ,  $Var_1(0) = (0, 3)$ ,  $Var_2(0) = (2n)$ , n > 0,  $Var_3(0) = 0$ . The set of rules is defined as follows:

$$Pr_1 : 2b + 1(E \to)1|a,$$
  
 $Pr_2 : E - 1 \to 1|E,$   
 $Pr_3 : 2(c+1)(E \to)1|c+1|b.$ 

It is not difficult to observe that the corresponding system can be rewritten



FIGURE 2 Enzymatic numerical P system from Example 2.2.

as following time series.

$$\begin{split} a(t+1) &= \text{if } E(t) > b(t) \text{ then } 2b(t) + 1 \text{ else } a(t) \\ b(t+1) &= c(t) + 1 \\ c(t+1) &= c(t) + 1 \\ E(t+1) &= E(t) - 1 \\ a(0) &= 0, \quad b(0) = 0, \quad c(0) = 0, \quad E(0) = 2n \end{split}$$

139 Clearly, we obtain that  $a(t) = \sum_{i=0}^{t} 2i + 1 = t^2$  (for  $t \le n$ ).

# 140 2.2 Binary normal forms for (E)NPS

Traditionally, NPS evolve in  $min_1$  mode (from each membrane a single program is selected and applied), see [9]. In [17] so called all-parallel mode is introduced for (E)NPS, when all applicable rules from a membrane are applied at the same step (we remark that contrary to traditional P systems there is no competition for symbols/variable values). The advantage of such a mode is that the computation becomes deterministic. Another advantage is that the system allows a very nice binary normal form.

Definition 2.1. A (E)NPS is said to be in the binary normal form if all rules

are of form

$$P: F(x_1, \dots, x_n) \to c | x_k + L | \lambda, \text{ or}$$
  
$$P: F(x_1, \dots, x_n)(E \to) c | x_k + L | \lambda,$$

for some  $n, k > 0; c, L \ge 0$  and where  $\lambda$  is a special dummy variable.

It is relatively easy to see that any (E)NPS working in all-parallel mode can be transformed to an equivalent one in the binary normal form. To achieve this, any rule/program

$$F(x_{1i},\ldots,x_{ki}) \to c_1 | v_1 + \cdots + c_l | v_l$$

can be replaced by l rules that assign the same proportion of F to each variable  $x_l$ 

$$F(x_{1j}, \dots, x_{kj}) \to c_s | v_s + (K - c_s) | \lambda, \ 1 \le s \le l, \ K = \sum_{p=1}^l c_p.$$

We remark that when l = 1, then  $L = K - c_s = 0$ , so there is no variable  $\lambda$  introduced in the rule.

A similar transformation can be done with enzymatic programs.

Moreover, if we relax the condition that variables of the production function should be from the same membrane, then it is possible to obtain a stronger result. This allows to combine all rules related to a single variable into one rule by choosing appropriate coefficients. In this case several programs of type

$$F_n(x_{1j},\ldots,x_{kj}) \to c_n |x+z_n|\lambda$$

162 can be combined as

$$\sum_{p=1}^{n} \frac{c_p}{c_p + z_p} F_p(x_{1j}, \dots, x_{kj}) \to 1 | x.$$
(4)

(E)NPS having only rules of the above type is said to be in *unary normal form*. It is easy to observe that Equation (4) corresponds to the following time
 series

$$x(t+1) = \sum_{p=1}^{n} \frac{c_p}{c_p + z_p} F_p(x_{1j}(t), \dots, x_{kj}(t)) + \bar{x}(t).$$
(5)

which is exactly the Equation (1).

#### **3 GENERALIZED NUMERICAL P SYSTEMS**

In this section we introduce a generalization of (E)NPS, called Generalized 167 Numerical P System (GNPS), which has some interesting properties helpful 168 for the hardware implementation of the model. As a starting point we take the 169 notion of the membrane controller [2], hence from the beginning we assume 170 to be interested not in the final result of the computation, but in the dynamics 171 of the model. This naturally leads to the inclusion of the concept of dedicated 172 input and output variables. The functioning of the system supposes that input 173 variables are read-only and can be updated by an external entity at each step. 174 The output variables are write-only and an external entity may use their values 175 at each step. Such a definition allows to effectively build controllers based on 176 GNPS, without using any additional tools or mechanisms to pass the values 177 and start/stop the computation. 178 From the structural point of view we use a structural abstraction interme-

179 diate between a tree-based structure and a flattened system (more precisely 180 a hypergraph structure), being the equivalent of the network of cells [9] in 181 NPS. This allows to have the notion of the locality (useful for hardware im-182 plementation as it can trigger the use of neighbor cells), but does not impose 183 the strong restriction of a tree structure — some examples of membrane con-184 trollers spend an enormous amount of time for the data propagation because 185 of the imposed tree structure. Concretely, this allows production functions 186 to contain variables defined in a different membrane and also the repartition 187 protocol may involve variables from any combination of membranes. 188

The main difference of GNPS with respect to previous models is a new type of rules that generalize all previous ones. This comes from the observation that rules of ENPS are rather limited (and also have a poorly defined semantics). The ENPS simulator PeP [6] already proposed to use some simple arithmetic predicates to control the applicability of the rules. With GNPS we propose to go further and to use conditional rules of form (we separate by a semicolon local variables from the other ones):

$$P(x_1, \dots, x_k; E_1, \dots, E_m); F(x_1, \dots, x_k) \to c_1 | v_1, \dots, c_n | v_n,$$
 (6)

where P is predicate in Presburger arithmetic (we recall that this is the firstorder theory of the natural numbers with addition, i.e. one can use comparisons, Boolean operations, additions, subtractions and constant multiplications in expressions). Moreover, in the basic variant of the definition we will restrict production functions F to be Presburger as well. However, in order to accommodate real-case scenarios we will allow the usage of a finite algebraic

- signature (a set of functions that can be used in addition to the operations in
- <sup>203</sup> Presburger arithmetic) for both production functions and predicates.
- **Example 3.1.** We can consider the following predicate for a rule

 $P(x, y, z; E, F) = E > x \land (F > y * 2 + 3 * z).$ 

If we consider an algebraic signature containing the ordinary multiplication operation ( $\sigma = \{x\}$ ), then it would be possible to write the following predicate

$$P(x, y, z; E, F) = E > x \land ((F > y * 2 + 3 * z) \lor (E + F > x \times y + z)).$$

Finally, in order to obtain a deterministic evolution of the system, we assume that GNPS works in all-parallel mode, i.e. all applicable rules are applied at each step. This allows to greatly simplify the design of the hardware implementations.

<sup>212</sup> Formally, we define a GNPS as the following tuple

 $\Pi = (m, I, O, (Var_1, Var_1(0)), \dots, (Var_m, Var_m(0)), Pr, \sigma),$ 

where m,  $Var_i$  and  $Var_i(0)$  have the same meaning as in NPS (the number 213 of cells/membranes, the vectors of internal variables and their initial values). 214 The rules are no more specific to some membrane, so they are all collected in 215 the set Pr. Each rule is of form (6). In the case of an always true predicate, it 216 can be omitted. Used variables in each rule induce a dependency hypergraph. 217 When this hypergraph is a tree, we may use a Venn diagram notation and place 218 rules in corresponding cells/membranes. The input (resp. output) variables 219 are given by the set I (resp. O). The algebraic signature  $\sigma$  contains the 220 list of additional functions used (with respect to the addition/subtraction and 221 constant multiplication). If  $\sigma = \emptyset$  then it may be omitted from the definition. 222 We recall that the evolution of the system is performed in all-parallel mode, 223 *i.e.* all applicable rules are applied in parallel at each step. 224

#### **4 FPGA IMPLEMENTATION**

According to the discussion in Section 2.2 and the fact that Presburger arithmetic is recursive, any GNPS system can be rewritten as the following time series (where X(t), Y(t) and Q(t) are the vectors of input, output and internal variables, respectively, at time t):

$$Q(t+1) = F(Q(t), X(t))$$
(7)

$$Y(t+1) = G(Q(t), X(t))$$
(8)

These equations are the generalization (using real numbers instead of Boolean 225 values) of equations used in switching algebra [35] for the definition of the 226 concept of Mealy automaton [21], which together with Moore automaton [22] 227 form the basis of modern synchronous circuit design. Since from the imple-228 mentation point of view real numbers should be encoded using a fixed bit size, 229 it appears that GNPS are very similar to vector Moore/Mealy machines. This 230 in turn allows a straight implementation using hardware FPGA technology. 231 For implementation efficiency we considered following restrictions for 232 GNPS: 233

- Real values are replaced by their approximation using a fixed-point binary representation.
- The production functions are linear.
- The predicates are Presburger-definable.

The above restrictions allow to relatively easy obtain the Mealy/Moore machine in form of Equation (7). The corresponding functions F and G are linear enriched with conditional statements as it is shown in Example 4.1.

*Remark* 4.1. In the basic case we consider an empty signature  $\sigma$  as this allows a straight translation to Verilog. For more complex computations, corresponding functions should be implemented additionally as Verilog modules.

- This can induce a delay, as in many cases it is not possible to compute corre-
- <sup>245</sup> sponding functions in one clock step.

*Remark* 4.2. In the case of fixed-point encoding, it is possible to easily implement the multiplication operation working in one time step. This can be

- <sup>248</sup> done either directly (by using multiplication code dependent on the width of
- the encoding), or using a special component of FPGA called DSP slice that
- allows to perform multiplication operations in one step (up to 48-bit width).

251 *Remark* 4.3. Contrary to multiplication, it is not easy to implement the divi-

sion operation in one time step. However, the division by a constant c can be seen as the multiplication by  $c^{-1}$ .

Example 4.1. Consider the system depicted on Fig. 3. It has two input, two

output and two internal variables. The system computes the average value of

its inputs and also indicates if this value changed by more than 0.1% on the

previous step. We recall that all rules are executed in parallel.

The set of equations corresponding to this system is the following (a(0) =



FIGURE 3 P system from Example 4.1.

263 264

265

266

267

268

269

270

271

272 273

274

275 276

277

278 279

289

$$\begin{split} b(0) &= out_1(0) = out_2(0) = 0).\\ a(t+1) &= \frac{in_1(t) + in_2(t)}{2}\\ b(t+1) &= a(t)\\ out_1(t+1) &= a(t) - b(t)\\ out_2(t+1) &= \text{if } |a(t) - b(t)| < 0.001 \text{ then } 0 \text{ else } 1 \end{split}$$

```
It can be directly transformed to Verilog as follows (we assume a fixed point
encoding of real numbers over 32 bits and using 12 bits for the fractional part).
In the below listing the fixed-point (constant) multiplication is performed by
the function _mult (recall that 2048 is 0.5 in the chosen fixed-point encod-
ing).
```

```
module A #(parameter WIDTH = 32, parameter BPPOS = 12)
    output [WIDTH:0] out1, output [WIDTH:0] out2,
(
    input [WIDTH:0] in1 , input [WIDTH:0] in2 ,
    input clk
);
    reg [WIDTH:0] a = 0;
    reg [WIDTH:0] b = 0;
    reg [WIDTH:0] c = 0;
    reg [WIDTH:0] d = 0;
always @(posedge c1k) begin
    a <= _mult(in1+in2, 2048);
    b <= a;
    out 1 <= a-b;
    out2 <= a-b < 4 && a-b > -4 ? 0 : 4096;
end
endmodule
```

<sup>282</sup> The synthesis of this circuit using Vivado tools uses 87 logic cells.

It can be seen that the translation is rather straightforward. A compiler FPNtoVerilog was developed in order to assist in this translation. As input it takes the GNPS model in form of Equations (7) and (5) and produces as output behavioral Verilog code implementing the corresponding Mealy/-

- 287 Moore automaton.
- <sup>288</sup> The compiler performs the following steps:
- 1. Parse the input file.
- 290 2. Identify input and output symbols.
- <sup>291</sup> 3. Flatten the obtained system.
- <sup>292</sup> 4. Perform constant propagation.
- 5. Convert all constants to fixed-point real number representation.
- 6. Write Verilog output.

These steps are performed using standard compiling techniques. The last 295 step is straightforward as a sequential Boolean (switching) function/circuit 296 can be directly translated to Verilog. As a result a file containing the syn-297 thesizable (in FPGA) Verilog module whose code simulates each step of the 298 GNPS at each clock tick is generated. Two case studies are designed as target 299 models and their FPGA implementation process is detailed to elucidate how 300 a GNPS can be implemented in a FPGA. Since the algorithm we implement 301 is making use of the square root function, we consider that the signature of 302 the system is  $\sigma = \{\sqrt{\cdot}\}.$ 303 Our target development board is Digilent BASYS 3 equipped with a Xilinx 304

Artix-7 XC7A35T-1CPG236C FPGA as core component. The FPGA developing environment is Xilinx Vivado 2019.1 and Verilog is used as HDL. A
 Dell *Latitude* outfitted with a Intel Core i7-7820HQ and 16 GB RAM is the host computer.

### 309 4.1 Case study 1

The GNPS model (called GNPS1 for simplicity) of case study 1 is illustrated 310 in Figure 4. It corresponds to Sobel image edge detection algorithm. GNPS1 311 only has a skin membrane, without any inner membranes. A program is ap-312 plicable if its conditional rule ca be met. Variable e is assigned a big enough 313 value so that the 4 programs can be executed at the same time. We employ 314 fixed-point number format to represent real values. Specifically, every vari-315 able is assigned a 20-bit register in which the first bit designates the sign 316 bit, the following 8-bit denoting integer part and the rest of 11-bit presenting 317 fraction part of a real number. We also use the signature  $\sigma = \{x^2, \sqrt{\cdot}\}$ . 318

Skin								
<b>a</b> <sub>1</sub> [6.7]	$a_{21}[5.03]$	$a_{31}[4.31]$						
$a_{41}[2.28]$	$a_{51}[1.92]$	$a_{61}[0.85]$	<i>e</i> [7]					
<i>a</i> <sub>2</sub> [2.43]	$a_{22}[1.71]$	<mark>a<sub>3</sub>[0.94]</mark>	θ[0.2]					
<b>a</b> <sub>4</sub> [-3.07]	$a_{24}[5.46]$	$b_1[0]$	<b>b</b> <sub>2</sub> [0]					
<b>b</b> <sub>3</sub> [0]	$b_{31}[0]$	<b>b</b> <sub>4</sub> [0]	$b_{41}[0]$					
$\begin{cases} P_{11} = e > \min(a_1, a_{21}, a_{31}, a_{41}, a_{51}, a_{61}) \\ \vdots \end{cases}$								
$\left[ \Pr_{11} : a_1 + 2a_{21} + a_{31} - a_{41} - 2a_{51} - a_{61} \rightarrow 1 \mid b_1 \right]$								
$\int P_{21} = e > \mathrm{m}$	$\int P_{21} = e > \min(a_2, a_{22})$							
$\left  \left  \operatorname{Pr}_{21} : \sqrt{a_2^2} \right  \right $	$+a_{22}^2 \rightarrow 1 k$	<b>2</b> 2						
$\int P_{31} = e > a_3$	3							
$\left  \operatorname{Pr}_{31} : 2 * (a3 - \theta) \to 1 \mid b_3 + 1 \mid b_{31} \right $								
$\int P_{41} = e > \min(a_4, a_{24})$								
$\left( \left  \Pr_{4_1} : a_4 + 2a_{24} \rightarrow 1 \right  b_{4_1} + 1 \right  b_4 \right)$								

GNPS model for case study 1. It implements the core computations of Sobel image edge detection algorithm. GNPS1 has a skin membrane containing 4 programs and 19 real-value variables. The predicate for each program is taken to a separate line before it. All the programs execute in parallel if their conditional rules are satisfied. Input variables are  $a_1$ ,  $a_2$ ,  $a_3$ ,  $a_4$  (highlighted in red). Output variables are  $b_1$ ,  $b_2$ ,  $b_3$ ,  $b_4$  (highlighted in blue). Others are intermediate variables.

After inputting GNPS1 to our FPNtoVerilog compiler, the output is 319 a behavioral model that specifies the behavior of GNPS1. We also provided 320 the implementations of the functions from the signature  $\sigma$  (square root and the 321 square function). Next, this model is translated to register transfer level (RTL) 322 using Vivado tools. The upper-most level of GNPS1 schematic generated by 323 Vivado is depicted in Figure 5. Before proceeding to the next processing 324 step, RTL model should be evaluated to verify that it dose possess required 325 functions/behaviors. A test file named testbench is designed to perform such 326 verification work. In the testbench, a model should be instantiated at first. 327 Then input data/impulse to its input ports of the model and analyze outcomes 328 represented in the form of timing waveforms. It is notable that outcomes 329 are simulated by software (Vivado for our case, this simulation process is 330 called Behavioral Simulation in Vivado.) instead of FPGA. In this research, 331 two case study models are constructed as sequential circuits, namely clock is 332 involved as a metronome to synchronize operations. Rising edge of clock is 333 the trigger signal, i.e., operations can only be carried out after a rising edge 334 and variables hold their values until next rising edge. The period of clock is 335 set to 10 ns in the test bench. 336

Behavioral simulation omits any gate delays and data path delays, which 337 means that results are output instantaneously, at the same time of trigger edge 338 for sequential circuits [3] and the change instant of signals for combinational 339 circuits. GNPS1's behavioral simulation timing waveform is shown in Figure 340 6, from which we can see that  $b_1$ ,  $b_3$ ,  $b_4$  get their outcomes after the first ris-341 ing edge of clock. While the result of  $b_2$  arises after the second rising edge, 342 for the sum of two operands should be computed in the first period of clock 343 and during that time the initial value for variable to be radicated is zero. Here 344 we resort to corresponding Vivado IP core to compute the square root [42]. 345 Apparently, behavioral simulation suggests that four programs of GNPS1 ex-346 ecute simultaneously and output variables emit results 20 ns later. As stated 347 above, behavioral simulation neglects any delays so the waveform cannot re-348 flect the real timing situation. Post implementation timing simulation which 349 can only be conducted after implementation operation can provide more reli-350 able timing waveform. 351

As the platform for design & validation of prototype circuits [4], the essential task of FPGA implementation is to obtain circuits. *Synthesis* procedure bridges the gap between RTL models and circuits. Models can be synthesized after behavioral simulation if it behaves as expected behaviors. There are two important tasks should be done after synthesizing target model: setting constraints and debug cores. Constraints include timing constraints and physical



Block diagram of GNPS1 RTL model. After the design of a model, the corresponding schematic can be drawn automatically by Vivado. The schematic characterizes the same functions/behaviors as RTL model representing by HDL.

Name	Value	0 ns	5 ns	10 ns	15 ns	20 ns
🖁 clk	1					
> 😼 a1(	6.7001953	(		6.7001	953125	
> 😼 a2(	2.4301757			2.43017	578125	
> 😼 a3(	0.9399414	(		0.93994	140625	
> 😼 a4I	-3.069824			-3.0698	2421875	
> 🕷 b1	14.100097	0.0	χ		14.10009765625	
> 18 b2	2.9711914	(	0.0		X	2.97119140625
> 😼 b3	0.7397460	0.0	χ		0.73974609375	
> 🕷 b4!	3.924804€	0.0	χ		3.9248046875	

Behavioral simulation of GNPS1. The first rising edge of clock is at 5 ns.  $b_2$  gets its result at 15 ns and other three variables get their results at 5 ns since all the delays are neglected. This is not the reality but a simplification for assessing the behaviors of target model.

constraints. In timing constraints, the period of the clock and input/output delays are set, while physical constraints specify I/O configurations, mapping ports of model to pins of FPGA. The clock period is set 10 ns in the two case studies. To save pins, only  $b_3$  and  $b_4$  are set as output ports for GNPS1. All the constraints are written in constraint file (.xdc) in the format of industry standard Synopsys Design Constraints (SDC) [41]. The variables to be debugged in hardware debug procedure can be marked and set after synthesis.

The subsequent procedure of Synthesis is Implementation, which performs 365 plan & route of the synthesized circuits and other vital operations such as 366 power and hardware resource consumption analysis, real timing analysis. As 367 mentioned above, behavior simulation ignores any delays so the timing situ-368 ation cannot be evaluated from its waveform. Nevertheless, gate delays and 369 data path delays of a model are taken into account after implementation so 370 the timing of a design can be revealed by post implementation timing simula-371 tion, as shown in Figure 7. According to design timing summary provide by 372 Vivado, the worst negative slack (WNS) is 3.97 ns, worst hold slack (WHS) 373 0.058 ns and worst pulse width slack (WPWS) 3.75 ns. 374

For the sake of comparing the computing speed of FPGA hardened GNPS and software simulation of GNPS, speedup is defined as the ratio of elapsed time of two methods. A software called *PeP* which dose not have a GUI dedi-



Post implementation timing simulation of GNPS1. Port  $b_1$ ,  $b_3$  and  $b_4$  obtain their steady output value after the eleventh rising edge of clock, indicating it costs 110 ns to get results. For  $b_1$ , its steady output value emerges after sixteenth rising edge, costing 160 ns to compute outcome.

INF0:Simulation finished succesfully after 1 steps and 0.005651 seconds; End state below: num\_ps = { Skin: var = { a1: 0.00, a21: 0.00, a31: 0.00, a41: 0.00, a51: 0.00, a61: 0.00, a2: 0.00, a22: 0.00, a3: 0.00, a4: 0.00, a24: 0.00, b1: 14.10, b2: 2.97, b3: 0.74, b31: 0.74, b4: 3.92, b41: 3.92, theta: 0.00, } E = { e: 7.00, } }

#### FIGURE 8

Software simulation of GNPS1. It is assumed that GNPS1 evolves one step to stop. Here we can see that there is no one-to-one correspondence between a clock cycle and a GNPS step. For complex arithmetic computations, one step of GNPS requires more than one clock cycle.

cates to emulate (E)NPS [6]. For the sake of simulating other types P systems,
one can resort to P-Lingua [28]. GNPS1 is transformed to its ENPS counterpart and emulated by *PeP*, which outputs results and elapsed time to compute the results, as shown in Figure 8. Then the speedup of FPGA hardened
GNPS1 is calculated in Equation 9. The maximum error of output variables
is computed in Equation 10.

$$\frac{5.651 \times 10^6}{160} = 3.5319 \times 10^4 \tag{9}$$

$$\left|\frac{3.92 - 3.92480469}{3.92}\right| \times 100\% \approx 1.225765 \times 10^{-3} \tag{10}$$

The estimated power consumption is reported after implementation, shown in Figure 9 (a). Because the function of GNPS1 and GNPS2 is not complicate, the dynamic power merely shares 13% to 14% of total power and clock power makes up more than 70% of dynamic power.



(a) Power consumption of GNPS1 is (b) Power consumption of GNPS2 is 0.08 0.078 w. w.

Total power consumption is the sum of device static power and dynamic power. Power consumption of the two cases are nearly the same, although GNPS1 works in all parallel and GNPS2 works in sequential.

After implementation of a model, its *Place & Route* planning is also performed. Vivado provides powerful view check feature so the place and route can be zoomed in to see each path clearly. Hardware resource cost for GNPS1 is listed in Table 1.

If design objectives are satisfied after implementation, one can proceed 392 to generate bitstream which contains design specifications and program de-393 vice that download bitstream to FPGA to carry out physical plan & route. 394 The real computing results of FPGA cannot be observed straightforwardly, 395 but requires a particular procedure called *hardware debug*. The variables to 396 be debugged should be marked in Verilog codes or marked in the net list. 397 We mark  $b_3$  and  $b_4$  in Verilog codes as debug signals. After programing de-398 vice, the integrated logic analyzer window open automatically. Debug signals 399 should be added into the window manually, then run debug to exhibit values 400 computed by FPGA, shown in Figure 10. 401

#### 402 **4.2 Case study 2**

In practical applications such as image processing and robot path planning,
 computation process comprises several sequential procedures. In each pro cedure, multiple functions may be performed in all parallel mode, like the
 way GPNS1 works. In this subsection, we modify GNPS1 from all parallel

Resource	Used	Available	Utilization %
Slice	680	8150	8.34
LUT	1309	20800	6.29
LUTRAM	159	9600	1.66
FF	2126	41600	5.11
BRAM	1.5	50	3.00
IO	41	106	38.68
BUFG	2	32	6.25

TABLE 1 Hardware resources utilization of GNPS1



Hardware debug of GNPS1. Input variables cannot be debugged so there is no clock signal. Values are represented in hexadecimal, 01f66 is 8038 in decimal.  $8038 \div 2^{11} = 3.9248046875$ , which is the value of  $b_4$ . 005eb is 1515 in decimal,  $1515 \div 2^{11} = 0.73974609375$ , which is the value of  $b_3$ .

to sequential mode, resulting GNPS2, depicted in Figure 11. Conditional rule 407 of membrane 1 is met at beginning, so program  $Pr_{11}$  and  $Pr_{21}$  take place 408 simultaneously. Other conditional rules are not met for the initial value of 409 conditional variables are zeros. After  $Pr_{21}$  modifying the value of  $e_2$  from 0 410 to 3, programs in membrane 2 are triggered to execute. So does membrane 411 3 and 4. It is worth to note that  $Pr_{21}$  and  $Pr_{22}$  consume  $e_1$  and  $e_2$  so each 412 program can only execute once. In short, a train-type ignition method is used 413 to control the execution sequence of programs. 414

Input GNPS2 to FPNtoVerilog obtaining the RTL model. The block 415 diagram of GNPS2 RTL model is illustrated in Figure 12. Edge detection 416 is used as the trigger signal to impel the next membrane to execute. By this 417 way, the train-type ignition is realized. According to Figure 7 reflecting actual 418 timing condition of each program, program  $Pr_{11}$ ,  $Pr_{13}$ ,  $Pr_{14}$  cost 11 clock 419 cycles to compute while  $Pr_{12}$  needs 16 clock cycles. The testbench designed 420 for GNPS2 conforms to these delays and the behavioral simulation is shown 421 in Figure 13, in which variable *cout1* is the edge detection signal that can 422 detect the rising edge of *cont*. Be ware that  $b_i$  (i = 1, 2, 3, 4) gets value 423 instantly for the neglect of delays in behavioral simulation. 424

Synthesize GNPS2 and open the synthesized model, complete constraints design and debug core set as that of GNPS1, then implement GNPS2. Run post implementation timing simulation to check the timing situation, as shown in Figure 14. *PeP* simulation of GNPS2 shown in Figure 15, so the speedup of FPGA implementation is computed in Equation 11. Power consumption of GPNS2 is given in Figure 9 (b).

$$\frac{9.306 \times 10^6}{480} \approx 1.9388 \times 10^4 \tag{11}$$

Hardware consumption for GNPS2 is summarized in Table 2. It can be
seen that GNPS2 utilizes a little bit more resources than GNPS1 for its more
complicate logic. At last, perform hardware debug to verify that FPGA hardened GNPS2 obtained correct outcomes, shown in Figure 16.

Finally, the last tests were performed using an autonomous execution of 435 the system without output and using distributed read-only memory data stor-436 age for the input. Under this setup the speed of 100Mhz (corresponding to 437 the system clock) was achieved. This means that a GNPS model can be sim-438 ulated at a speed of  $10^8$  steps per second. We would like to remark that in 439 real-use cases the reaction speed will be dependent on the input/output de-440 lay. It is pointed out that the input/output circuits are not system-specific and 441 can be reused for different simulations. However, at the present state they 442



GNPS model for case study 2 is numbered as GNPS2. The equations inside are the core computations of Sobel image edge detection algorithm. GNPS2 has 5 membranes and evolves 4 steps to reach halt condition. Programs in each membrane compute concurrently while each membrane execute serially.



Block diagram of GNPS2 RTL model. Each membrane is modeled in Verilog basic functional unit, *module*. The bug icons indicate variables to be debugged in *Hardware Debug* procedure.

	010.001						430.000 mg						
					115.000 ns				275.010 ns			385.000	0.5
Name	Value	0 n#	50 na	100 nr		150 m	200 n#	250 nz		300 m	350 m		400 n.r
😽 cik	1												
> 🕸 b1[19:0	14.10009765						14.10009765625						
14 cont	0												
Ve cont_r	0												
N cout1	0												
> 10 b2[19:0	2.971191406	(	0.0					2.971191	10625				
V cont	0												
V cont_r	0												
18 cout2	0												
⇒ ₩ b3(190	0.739746093	(			0.0					0.739	74609375		
la cont	0												
V cont_r	0												
W cout3	0												
> ₩ b4[19:0	3.924804687	(				0.0						3.5	248846875

### FIGURE 13

Behavioral simulation of GNPS2. At a rising edge of clock, if  $cout_i = 1$ , execute programs in the next membrane. Three edge detection signal appears at 105 ns, 265 ns and 375 ns respectively and lasts 10 ns.



(a) Variable  $b_1$  gets its value in the 11th cycle, while  $b_2$  obtains its value in the 25th cycle.



(b) Variable  $b_3$  gets its value in the 38th cycle, while  $b_4$  obtains its value in the 49th cycle.

Post implementation timing simulation of GNPS2. The real timing of  $b_2$  and  $b_3$  is a little different than expected.

```
INF0:Simulation finished succesfully after 4 steps and 0.009306 seconds; End state below:
num_Ds = {
    Skin:
    var = {}
    E = {}
    Wem1:
    var = { a1: 0.00, a21: 0.00, a31: 0.00, a41: 0.00, a51: 0.00, a61: 0.00, k: 0.00, b1: 14.10, }
    E = { e1: 0.00, }
Mem2:
    var = { a2: 0.00, a22: 0.00, b2: 2.97, }
    E = { e2: 0.00, }
Mem3:
    var = { a3: 0.00, b3: 0.74, b31: 0.74, }
    E = { e3: 0.00, }
Mem4:
    var = { a4: 0.00, a24: 0.00, b4: 3.92, b41: 3.92, }
    E = { e4: 0.00, }
```

#### FIGURE 15

Software simulation of GNPS2. It is assumed that GNPS1 evolves four steps to stop. CPU of the host computer costs 0.009306 s to get results.

Resource	Used	Available	Utilization %
Slice	744	8150	9.13
LUT	1327	20800	6.38
LUTRAM	156	9600	1.63
FF	2150	41600	5.17
BRAM	1.50	50	3.00
IO	41	106	38.68
BUFG	2	32	6.25





(a) Hardware debug of  $b_1$  (connect to  $b_{11}$ ) and  $b_2$  (connect to  $b_{12}$ ).



(b) Hardware debug of  $b_3$  and  $b_4$ .

# FIGURE 16

Hardware debug of GNPS2. Values are represented in hexadecimal, 070cd is 28877 in decimal.  $28877 \div 2^{11} = 14.10009765625$ , which is the value of  $b_1$ . 17c5 is 6085 in decimal,  $6085 \div 2^{11} = 2.97119140625$ , which is the value of  $b_2$ .

need to be integrated manually in the final hardware design. At this moment,
the development of FPNtoVerilog continues in order to integrate the automatic generation of input/output modules. This will allow a generation of
a hardware circuit directly from the GNPS specification, without any user
intervention.

#### 5 CONCLUSIONS

In this work we provide an efficient custom FPGA-based hardware architec-448 ture design for the implementation of generalized numerical P systems. This 449 allows a high-speed simulation of the corresponding system as well as a di-450 rect on-chip handling of input and output data. This architecture has a solid 451 theoretical basis based on GNPS systems and consumes a low number of 452 ressources. However, at the moment a manual intervention during the design 453 process is still necessary and we concentrate our future effort on the complete 454 authorization of the design. In perspective, this will allow to create custom 455 chips performing a control function and handling their input/output in an au-456 tomated manner, without having any hardware programming knowledge. 457

Another important point is to test the obtained chips by using them to 458 directly perform the robot control. Input/output from serial ports, leds and 459 switches on the BASYS 3 board were tested to build data transmission chan-460 nels. We have made several preliminary investigations showing the possi-461 bility to acquire sensor data and to send control signals to the Pioneer 3 462 DX wheeled robot from the GNPS controller. A further development would 463 need to design the corresponding interface and accompanying functions in the 464 compiler. We have also shown that the underlying model is extremely close 465 to well known circuit design abstractions based on Mealy/Moore automata. 466 This can give a new research direction investigating the links between GNPS 467 and synchronous programming languages. 468

The method for FPGA implementation of GNPS is proposed and veri-469 fied. Results show that it is feasible to implement GNPS on FPGA to exploit 470 their parallelism to speedup computations. Comparing to software simula-471 tion of GNPS, the speedup achieved is an order of  $10^4$ . Obviously, the hard-472 ware architecture of GNPS is a parallel one. However, the fact that programs 473 and membranes worked as processing units to handle tasks inspires us that a 474 FPGA hardened GNPS seems to be a heterogeneous multicore processor for 475 different programs and membranes working in parallel have different func-476 tions. As a consequence, this heterogeneous architecture defined by P systems 477

differing from current architectures can be applied in computation intensive

<sup>479</sup> fields such as image/video processing, robot path planning, big data, etc.

# ACKNOWLEDGMENTS

- 480 This work is supported by the National Natural Science Foundation of China
- <sup>481</sup> (61972324, 61672437, 61702428), by Beijing Advanced Innovation Center
- <sup>482</sup> for Intelligent Robots and Systems (2019IRS14), Artificial Intelligence Key
- 483 Laboratory of Sichuan Province (2019RYJ06) and the Sichuan Science and
- 484 Technology Program (2018GZDZX0043, 2018GZ0185, 2018GZ0086).

#### REFERENCES

- [1] Francesco Bernardini and Marian Gheorghe. (2004). Population P systems. *Journal of Universal Computer Science*, 10(5):509–539.
- [2] Cătălin Buiu, Cristian Ioan Vasile, and Octavian Arsene. (2012). Development of mem brane controllers for mobile robots. *Information Sciences*, 187:33–51.
- [3] Joseph Cavanagh. (2016). Sequential Logic and Verilog HDL Fundamentals. CRC Press.
- [4] Pong P. Chu. (2008). FPGA Prototyping by Verilog Examples. John Wiley & Sons, Inc.
- [5] Gabriel Ciobanu, Mario J. Pérez-Jiménez, and Gheorghe Puaun, editors. (2006). Applications of Membrane Computing. Natural Computing Series. Springer.
- 493 [6] Andrei George Florea and Cătălin Buiu. GitHub—PeP: (Enzymatic) Numerical P System
   494 simulator. https://github.com/andrei91ro/pep.
- [7] Andrei George Florea and Cătălin Buiu. (June 2017). Modelling multi-robot interactions
   using a generic controller based on numerical p systems and ros. In 2017 9th International
   Conference on Electronics, Computers and Artificial Intelligence (ECAI), pages 1–6.
- [8] Rudolf Freund, Gheorghe Păun, and Mario J. Pérez-Jiménez. (2005). Tissue P systems
   with channel states. *Theoretical Computer Science*, 330(1):101–116.
- [9] Rudolf Freund and Sergey Verlan. (2007). A formal framework for static (tissue) P
   systems. In *Membrane Computing, 8th International Workshop, WMC 2007, Thessaloniki, Greece, June 25-28, 2007, volume 4860 of Lecture Notes in Computer Science*, pages 271–
   284. Springer.
- [10] Marc García-Arnau, David Pérez, Alfonso Rodríguez-Patón, and Petr Sosík. (2009). Spik ing Neural P Systems: Stronger Normal Forms. *International Journal of Unconventional Computing*, 5(5):411–425.
- [11] Manuel García-Quismondo, Luis F. Macías-Ramos, and Mario J. Pérez-Jiménez. (2013).
   *Implementing Enzymatic Numerical P Systems for AI Applications by Means of Graphic Processing Units*, pages 137–159. Springer, Berlin, Heidelberg.
- [12] Zsolt Gazdag and Gábor Kolonits. (2019). A new method to simulate restricted variants
   of polarizationless P systems with active membranes. *Journal of Membrane Computing*, 1(4):251–261.
- [13] Mihai Ionescu, Andrei Păun, Gheorghe Păun, and Mario J. Pérez-Jiménez. (2006). Computing with spiking neural P systems: Traces and small universal systems. In DNA Computing, 12th International Meeting on DNA Computing, DNA12, Seoul, Korea, June 5-9,
- 516 2006, volume 4287 of *Lecture Notes in Computer Science*, pages 1–16. Springer.

- [14] Yun Jiang, Yansen Su, and Fen Luo. (2019). An improved universal spiking neural P
   system with generalized use of rules. *Journal of Membrane Computing*, 1(4):270–278.
- [15] Shankara Narayanan Krishna. (2011). An overview of membrane computing. In *Distributed Computing and Internet Technology 7th International Conference, ICDCIT 2011,* Bhubaneshwar, India, February 9-12, 2011, volume 6536 of Lecture Notes in Computer Science, pages 1–14. Springer.
- [16] Shankara Narayanan Krishna and Raghavan Rama. (2001). P systems with replicated
   rewriting. *Journal of Automata, Languages and Combinatorics*, 6(3):345–350.
- [17] Alberto Leporati, Antonio E. Porreca, Claudio Zandron, and Giancarlo Mauri. (2013).
   Improved Universality Results for Parallel Enzymatic Numerical P Systems. *International Journal of Unconventional Computing*, 9(5-6):385–404.
- [18] Vincenzo Manca, Luca Bianco, and Federico Fontana. (2005). Evolution and oscillation in
   p systems: Applications to biological phenomena. In *Membrane Computing*, pages 63–84,
   Berlin, Heidelberg. Springer.
- [19] Carlos Martín-Vide, Gheorghe Păun, Juan Pazos, and Alfonso Rodríguez-Patón. (2003).
   Tissue P systems. *Theoretical Computer Science*, 296(2):295–326.
- [20] Miguel A. Martínez-del-Amor, Luis F. Macías-Ramos, Luis Valencia-Cabrera, and Mario J.
   Pérez-Jiménez. (2016). Parallel simulation of population dynamics P systems: updates
   and roadmap. *Natural Computing*, 15(4):565–573.
- [21] G. H. Mealy. (Sept 1955). A method for synthesizing sequential circuits. *The Bell System Technical Journal*, 34(5):1045–1079.
- Edward F. Moore. (1956). Gedanken-experiments on sequential machines. *Automata studies*, pages 129–153.
- [23] Anthony Nash and Sara Kalvala. (2019). A P system model of swarming and aggregation
   in a Myxobacterial colony. *Journal of Membrane Computing*, 1(2):103–111.
- [24] Linqiang Pan, Gheorghe Păun, and Gexiang Zhang. (2019). Foreword: Starting jmc.
   Journal of Membrane Computing, 1(4):1–2.
- [25] Ana Pavel, Octavian Arsene, and Cătălin Buiu. (2010). Enzymatic numerical P systems a new class of membrane computing systems. In *Fifth International Conference on Bio-Inspired Computing: Theories and Applications, BIC-TA 2010, Changsha, China, September 23-26, 2010*, pages 1331–1336. IEEE.
- [26] Ana Brândusa Pavel, Cristian Ioan Vasile, and Ioan Dumitrache. (2012). Robot localization
   implemented with enzymatic numerical P systems. In *Biomimetic and Biohybrid Systems - First International Conference, Living Machines 2012, Barcelona, Spain, July 9-12, 2012,* volume 7375 of *Lecture Notes in Computer Science,* pages 204–215. Springer.
- Hong Peng, Jun Wang, Jun Ming, Peng Shi, Mario J. Pérez-Jiménez, Wenping Yu, and Chengyu Tao. (2018). Fault Diagnosis of Power Systems Using Intuitionistic Fuzzy Spiking Neural P Systems. *IEEE Transactions on Smart Grid*, 9(5):4777–4784.
- Ignacio Pérez-Hurtado, David Orellana-Martín, Gexiang Zhang, and Mario J. Pérez-Jiménez.
   (2019). P-lingua in two steps: flexibility and efficiency. *Journal of Membrane Computing*,
   1(2):93–102.
- Gheorghe Păun. (2000). Computing with membranes. *Journal of Computer and System Sciences*, 61(1):108–143. First circulated as TUCS Research Report No 208 (November 1998).
- [30] Gheorghe Păun. (2001). P systems with active membranes: Attacking np-complete
   problems. *Journal of Automata, Languages and Combinatorics*, 6(1):75–90.

- [31] Gheorghe Păun and Radu A. Păun. (2006). Membrane Computing and Economics:
   Numerical P Systems. *Fundamenta Informaticae*, 73(1-2):213–227.
- [32] Haina Rong, Mianjun Ge, Gexiang Zhang, and Ming Zhu. (2018). A novel approach
   for detecting fault lines in a small current grounding system using fuzzy reasoning spik ing neural P systems. *International Journal of Computers, Communications & Control*,
   13(4):521–536.
- [33] Haina Rong, Kang Yi, Gexiang Zhang, Jianping Dong, Prithwineel Paul, and Zhiwei
   Huang. (2019). Automatic Implementation of Fuzzy Reasoning Spiking Neural P Systems
   for Diagnosing Faults in Complex Power Systems. *Complexity*, 2019:Article ID 2635714,
   16 pages.
- Eduardo Sánchez-Karhunen and Luis Valencia-Cabrera. (2019). Modelling complex
   market interactions using pdp systems. *Journal of Membrane Computing*, 1(1):40–51.
- [35] Claude E. Shannon. (Jan 1949). The synthesis of two-terminal switching circuits. *The Bell System Technical Journal*, 28(1):59–98.
- [36] Manca Vincenzo. (2019). From biopolymer duplication to membrane duplication and
   beyond. *Journal of Membrane Computing*, 1(4):292–303.
- [37] Tao Wang, Gexiang Zhang, Junbo Zhao, Zhenyou He, Jun Wang, and Pérez-Jiménez. (May 2015). Fault diagnosis of electric power systems based on fuzzy reasoning spiking neural p systems. *IEEE Transactions on Power Systems*, 30(3):1182–1194.
- [38] Xueyuan Wang, Gexiang Zhang, Xiantai Gou, Prithwineel Paul, Ferrante Neri, Haina
   Rong, Qiang Yang, and Hua Zhang. (2020). Multi-behaviors coordination controller
   design with enzymatic numerical P systems for robots. *Integrated Computer-Aided Engineering*, 27:in press.
- [39] Xueyuan Wang, Gexiang Zhang, Ferrante Neri, Tao Jiang, Junbo Zhao, Marian Gheorghe,
   Florentin Ipate, and Raluca Lefticaru. (2016). Design and implementation of membrane
   controllers for trajectory tracking of nonholonomic wheeled mobile robots. *Integrated Computer-Aided Engineering*, 23(1):15–30.
- [40] Xueyuan Wang, Gexiang Zhang, Haina Rong, Prithwineel Paul, and Hua Zhang. (2018).
   Multi-behaviors coordination controller design with enzymatic numerical P systems for autonomous mobile robots in unknown environments. In Michael J. Dinneen and Radu Nicolescu, editors, *Proceedings of the Asian Branch of International Conference on Membrane Computing (ACMC2018)*, volume 530, pages 257–287. Centre for Discrete Mathematics and Theoretical Computer Science, Auckland, New Zealand.
- 596 [41] Xilinx. Vivado design suite user guide: Using constraints. https://www.xilinx. 597 com/support/documentation/sw\_manuals/xilinx2019\_2/ug903-viv 598 ado-using-constraints.pdf.
- [42] Xilinx. Xilinx cordic v6.0 logicore ip product guide. https://www.xilinx.com/s
   upport/documentation/ip\_documentation/cordic/v6\_0/pg105-cor
   dic.pdf.
- Gexiang Zhang, Jixiang Cheng, Marian Gheorghe, and Qi Meng. (2013). A hybrid approach based on differential evolution and tissue membrane systems for solving constrained manufacturing parameter optimization problems. *Applied Soft Computing*, 13(3):1528–1542.
- [44] Gexiang Zhang, Marian Gheorghe, Linqiang Pan, and Mario J. Pérez-Jiménez. (2014).
   Evolutionary membrane computing: A comprehensive survey and new results. *Information Sciences*, 279:528–551.
- [45] Gexiang Zhang, Mario J. Pérez-Jiménez, and Marian Gheorghe. (2017). *Real-life appli- cations with membrane computing*. Springer.

[46] Gexiang Zhang, Haina Rong, Ferrante Neri, and Mario J. Pérez-Jiménez. (2014). An Opti mization Spiking Neural P System for Approximately Solving Combinatorial Optimization
 Problems. *International Journal of Neural Systems*, 24(5):Article No. 1440006, 16 pages.