

Optimal Hadamard gate count for Clifford+T synthesis of Pauli rotations sequences

Vivien Vandaele, Simon Martiel, Simon Perdrix, Christophe Vuillot

► To cite this version:

Vivien Vandaele, Simon Martiel, Simon Perdrix, Christophe Vuillot. Optimal Hadamard gate count for Clifford+T synthesis of Pauli rotations sequences. ACM Transactions on Quantum Computing, 2023, 10.1145/3639062. hal-03991154v3

HAL Id: hal-03991154 https://hal.science/hal-03991154v3

Submitted on 24 Feb 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Optimal Hadamard gate count for Clifford+T synthesis of Pauli rotations sequences

Vivien Vandaele^{1,2}, Simon Martiel¹, Simon Perdrix², and Christophe Vuillot²

¹Atos Quantum Lab, Les Clayes-sous-Bois, France ²Université de Lorraine, CNRS, Inria, LORIA, F-54000 Nancy, France

Abstract

The Clifford+T gate set is commonly used to perform universal quantum computation. In such setup the T gate is typically much more expensive to implement in a fault-tolerant way than Clifford gates. To improve the feasibility of fault-tolerant quantum computing it is then crucial to minimize the number of T gates. Many algorithms, yielding effective results, have been designed to address this problem. It has been demonstrated that performing a pre-processing step consisting of reducing the number of Hadamard gates in the circuit can help to exploit the full potential of these algorithms and thereby lead to a substantial T-count reduction. Moreover, minimizing the number of Hadamard gates also restrains the number of additional qubits and operations resulting from the gadgetization of Hadamard gates, a procedure used by some compilers to further reduce the number of T gates. In this work we tackle the Hadamard gate reduction problem, and propose an algorithm for synthesizing a sequence of $\pi/4$ Pauli rotations with a minimal number of Hadamard gates. Based on this result, we present an algorithm which optimally minimizes the number of Hadamard gates lying between the first and the last T gate of the circuit.

1 Introduction

Fault-tolerant quantum computing enables reliable and large-scale quantum computation at the cost of an important resource overhead when compared to an error-free model. Much work has been put into quantum circuit optimization in order to reduce this additional cost and make fault-tolerant quantum computing more practical and scalable. In particular, numerous algorithms have been designed to minimize the number of T gates in a quantum circuit [1-12]. This focus on T-count minimization is primarily due to the sizable amount of resources, in terms of time and number of qubits, generally required by fault-tolerance protocols, such as magic state distillation [13], to implement the T gate. In contrast, Clifford operations can typically be implemented at little expense in most common quantum error correcting codes via transversal operations, code deformation [14] or lattice surgery [15]. In such context, and considering the fact that the Clifford+T gate set is approximatively universal, the T-count stands out as a key metric to minimize in order to make fault-tolerant quantum computing more efficient. Moreover, minimizing the T-count is also crucial in the field of quantum circuits simulation as many simulators have a runtime that scales exponentially with respect to the number of T gates [16–20].

The problem of finding the optimal number of T gates in a {CNOT, S, T} circuit composed of n qubits has been well formalized for {CNOT, S, T} circuits by demonstrating its equivalence with the problem of finding a maximum likelihood decoder for the punctured Reed-Muller code of order

n-4 and length 2^n-1 [4], which is tantamount to the third order symmetric tensor rank decomposition problem [21]. In order to make use of this formalism in Clifford+T circuits it is necessary to circumvent the Hadamard gates in some way; this can be achieved by applying one of the two following strategies. The first method consists of extracting {CNOT, S, T} subcircuits and interposing them with layers of Hadamard gates [1]. Then an independent and Hadamard-free instance of the T-count minimization problem can be formulated for each {CNOT, S, T} subcircuit extracted. The second strategy involves a measurement-based gadget which can substitute a Hadamard gate. This Hadamard gadgetization procedure requires the following additional resources for each Hadamard gate gadgetized: an ancilla qubit, a CZ gate and a measurement [22].

The number T gates in a circuit containing h Hadamard gates can be upper bounded by $\mathcal{O}(n^2h)$ or $\mathcal{O}((n+h)^2)$ in the case where all Hadamard gates are gadgetized [4]. Hence, each Hadamard gate that must be circumvented, regardless of the strategy applied, for a lack of a good Hadamard gate optimization procedure is potentially the cause of missed opportunities for further T gate reduction. Therefore, a preliminary procedure consisting in reducing the number of Hadamard gates can result in an important T-count reduction, as demonstrated in Reference [3]. It has been shown that circumventing all Hadamard gates using the Hadamard gadgetization procedure is the strategy that leads to the best reduction in the number of T gates [6]. However, the main drawback of this method is the use of one additional qubit for each Hadamard gate gadgetized. This is obviously an inconvenience if the number of qubits at disposal is limited, but can also be detrimental to the optimization process in two ways. Firstly, as suggested in Reference [10], it may become more difficult to find opportunities to reduce the T-count as the ratio between the number of qubits and the number of T gates increases. In addition, the runtime of a T-count optimizer can drastically increase as the number of qubits grows. For all these reasons it is important to minimize the number of auxiliary qubits needed, which further motivates investigations into a pre-processing step optimizing the number Hadamard gates in the initial circuit.

We can mainly distinguish two strategies for the optimization of quantum circuits. The first one is referred to as pattern matching and involves the detection of patterns of gates within the circuit to then substitute them by an equivalent, but nonetheless different, sequence of gates. A series of transformation is therefore applied to the circuit, but its semantic is preserved at each step of the process. This method has already been applied to the optimization of Hadamard gates by using rewriting rules that preserve or reduce the number of Hadamard gates within the circuit [3, 10]. The second method is circuit re-synthesis which consists in extracting some parts of the circuit, representing them by higher level constructs and performing their synthesis to obtain an equivalent circuit. This method has not yet been considered for the optimization of Hadamard gates, despite displaying excellent performances for other optimization problems such as T gate reduction [6,8].

In the case of circuit re-synthesis, a commonly used fact is that the operation performed by a given Clifford+T circuit can be represented by a sequence of $\pi/4$ Pauli rotations followed by a final Clifford operator [2]. A strategy for optimizing the number of Hadamard gates could then consist of synthesizing this sequence of $\pi/4$ Pauli rotations using as few Hadamard gates as possible. In Section 3, we present an algorithm that solves this problem optimally. With the Hadamard gadgetization approach, a Hadamard gate needs to be gadgetized only if it comes after and precedes a T gate in the circuit, we say that such Hadamard gates are internal Hadamard gates. This leads to a more specific Hadamard gate reduction problem consisting in reducing the number of internal Hadamard gates within the circuit. We tackle this problem in Section 4 by proposing an algorithm that synthesizes a sequence of Pauli rotations with a minimal number of internal Hadamard gates. Section 5 presents alternative versions of our algorithms with lower complexities. Benchmarks are then given in Section 6 to evaluate the performances and scalability of our algorithms on a library of reversible logic circuits and on large-scale quantum circuits. Our algorithms are not working exclusively for the Clifford+T gate set but can also be executed on any circuit composed of $\{X, \text{CNOT}, S, H, R_Z\}$ gates.

2 Preliminaries

2.1 Pauli rotations sequences

The four Pauli matrices are defined as follows:

$$I = \begin{pmatrix} 1 & 0 \\ 0 & 1 \end{pmatrix}, \quad X = \begin{pmatrix} 0 & 1 \\ 1 & 0 \end{pmatrix}, \quad Y = \begin{pmatrix} 0 & -i \\ i & 0 \end{pmatrix}, \quad Z = \begin{pmatrix} 1 & 0 \\ 0 & -1 \end{pmatrix}.$$

Two Pauli matrices commute if they are equal or if one of them is the identity matrix I, otherwise they anticommute. All tensor products of n Pauli matrices, together with an overall phase of ± 1 or $\pm i$, generate the Pauli group \mathcal{P}_n . We define the subset $\mathcal{P}_n^* \subset \mathcal{P}_n$ as the set of Pauli operators which have an overall phase of ± 1 . We will use P_i to denote the *i*th Pauli matrix of a Pauli operator P, for instance if $P = Z \otimes X$ then $P_1 = Z$ and $P_2 = X$. We say that a Pauli operator P is diagonal if and only if $P_i \in \{I, Z\}$ for all *i*. Two Pauli operators P and P' commute if there is an even number of indices *i* such that P_i anticommutes with P'_i , otherwise they anticommute. Given a Pauli operator $P \in \mathcal{P}_n^*$ and an angle $\theta \in \mathbb{R}$, a Pauli rotation $R_P(\theta)$ is defined as follows:

$$R_P(\theta) = \exp(-i\theta P/2) = \cos(\theta/2)I - i\sin(\theta/2)P.$$

For example the T gate is defined as a $\pi/4$ Pauli Z rotation:

$$T = R_Z(\pi/4)$$

Clifford gates can also be represented in terms of Pauli rotations, we will mostly make use of the CNOT, S and H gates defined as follows:

CNOT =
$$R_{ZX}(\pi/2)R_{ZI}(-\pi/2)R_{IX}(-\pi/2),$$

 $S = R_Z(\pi/2),$
 $H = R_Z(\pi/2)R_X(\pi/2)R_Z(\pi/2).$

The Clifford group C_n is defined as the set of unitaries stabilizing \mathcal{P}_n :

$$\mathcal{C}_n = \{ U \mid U^{\dagger} P U \in \mathcal{P}_n, \, \forall P \in \mathcal{P}_n \}.$$

and is generated by the {CNOT, S, H} gate set. Note that for each pair of Pauli operators $P, P' \in \mathcal{P}_n \setminus \{I^{\otimes n}\}$ there exists a Clifford operator $U \in \mathcal{C}_n$ such that $P' = U^{\dagger}PU$. Unless indicated otherwise, the term Clifford circuit will refer to a circuit exclusively composed of gates from the set $\{X, \text{CNOT}, S, H\}$, the use of other Clifford gate set is discussed at the end of Section 3.2.

A Pauli operator $P \in \mathcal{P}_n^*$ can be encoded using 2n + 1 bits: 2n bits for the *n* Pauli matrices and 1 bit for the sign [23]. In the following we will encode a Pauli operator $P \in \mathcal{P}_n^*$ with 2n bits and neglect its sign as it has no impact on the formulation of our problem; we will use the term Pauli product to designate a Pauli operator deprived of its sign. Let $S = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ be a block matrix of size $2n \times m$ representing a sequence of *m* Pauli products acting on *n* qubits such that \mathcal{Z} is the submatrix of S formed by its first *n* rows and \mathcal{X} is the submatrix of S formed by its last *n* rows. The value $(\mathcal{Z}_{i,j}, \mathcal{X}_{i,j})$ represents the *i*th component of the *j*th Pauli product encoded by S, such




Figure 1: Operations on a sequence of Pauli products $S = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ corresponding to the conjugation of all its Pauli products by a Clifford gate. For the $\text{CNOT}_{i,j}$ gate where *i* is the control qubit and *j* is the target qubit (a), the \mathcal{Z}_j and \mathcal{X}_i rows are added to the \mathcal{Z}_i and \mathcal{X}_j rows respectively. For a *S* gate applied on qubit *i* (b), the \mathcal{X}_i row is added to the \mathcal{Z}_i row. For a *H* gate applied on qubit *i* (c), the \mathcal{Z}_i and \mathcal{X}_i rows are swapped.

that the values (0,0), (0,1), (1,1) and (1,0) are corresponding to the Pauli matrices I, X, Y and Z respectively. We use the notation $S_{:,i}$ to refer to the column i of the matrix S, we will denote $P(S_{:,i})$ the Pauli product encoded by $S_{:,i}$, and we will say that $S_{:,i}$ is diagonal if and only if $P(S_{:,i})$ is diagonal and that $S_{:,i}$ and $S_{:,j}$ commute (or anticommute) if their associated Pauli products $P(S_{:,i})$ and $P(S_{:,i})$ commute (or anticommute). Throughout the document we use the zero-based indexing for vectors and matrices and the initial element is termed the zeroth element, for instance the zeroth column of S is $S_{:,0}$. If all Pauli products encoded by S are conjugated by a Clifford gate $U \in \{\text{CNOT}, S, H\}$, then S can be updated to encode the Pauli products $U^{\dagger}P(S_{:,i})U$, for all i, via the operations depicted in Figure 1. These operations are analogous to the operations performed in the tableau representation [23]. We will say that $\tilde{S} = U^{\dagger}SU$ if and only if $P(\tilde{S}_{:,i}) = \pm U^{\dagger}P(S_{:,i})U$ for all i and for some Clifford operator U.

Any Clifford+ R_Z circuit can be represented up to a global phase by a sequence of Pauli rotations followed by a final Clifford operator [2]. The synthesis of a Pauli rotation is then a key procedure for constructing an equivalent Clifford+ R_Z circuit from this representation. Let U be a Clifford operator such that

$$U^{\dagger}R_{P}(\theta)U = R_{U^{\dagger}PU}(\theta) = R_{Z_{i}}(\theta)$$
(1)

for some qubit *i* and some Pauli operator $P \in \mathcal{P}_n^*$. Then the synthesis of the Pauli rotation $R_P(\theta)$ can be performed by implementing U, U^{\dagger} and inserting a $R_Z(\theta)$ gate in between on qubit *i*. If *P* is diagonal then the Clifford operator *U* satisfying Equation 1 can be implemented using only CNOT and *X* gates. Otherwise, if *P* is not diagonal, at least one Hadamard gate is required to implement *U* over the $\{X, \text{CNOT}, S, H\}$ gate set such that

$$U^{\dagger}R_{P}(\theta)U = R_{P'}(\theta) \tag{2}$$

where P' is diagonal. Note that the gate set considered is not minimal as the X gate can be generated from the S and H gates. As our cost model is the number of Hadamard gates we include the X gate so that no H gates are required to implement it. The X gate finds its purpose in the case where

$$U^{\dagger}R_{P}(\theta)U = R_{U^{\dagger}PU}(\theta) = R_{Z_{i}}(-\theta)$$
(3)

by allowing the implementation of the $R_Z(-\theta)$ gate using the $R_Z(\theta)$ gate via the equality

$$R_Z(-\theta) = X R_Z(\theta) X. \tag{4}$$

Nonetheless, in the case where $\theta = \pi/4$, the minimal {CNOT, S, H} gate set can be used since the negative sign can be compensated by inserting three S gates as

$$UR_{Z_i}(7\pi/4)U^{\dagger} = UR_{Z_i}(-\pi/4)U^{\dagger} = R_{UZ_iU^{\dagger}}(-\pi/4) = R_P(\pi/4).$$
(5)

2.2 Diagonalization network

The synthesis of a sequence of Pauli rotations using the Clifford+ R_Z gate set implies the construction of a diagonalization network, derived from the notion of parity network established in Reference [24] and which is defined as follows.

Definition 1 (Diagonalization network). A Clifford circuit C is a diagonalization network for a sequence S of m Pauli products if and only if there exists m non-negative integers $\alpha_0 \leq \ldots \leq \alpha_{m-1}$ such that $U_i^{\dagger} P(S_{:,i}) U_i$ is diagonal, where U_i is the Clifford operator implemented by the first α_i gates of C.

A sequence of *m* Pauli rotations can be represented by a triple $(\mathcal{S}, \mathbf{b}, \theta)$, where \mathcal{S} encodes a sequence of *m* Pauli products, $\mathbf{b} \in \{-1, 1\}^m$ and $\theta \in \mathbb{R}^m$ such that b_i and θ_i correspond to the sign and angle associated with the Pauli product $P(\mathcal{S}_{:,i})$. Let *C* be a diagonalization network for \mathcal{S} , then the sequence of Pauli rotations represented by $(\mathcal{S}, \mathbf{b}, \theta)$ can be easily implemented from *C* up to a final Clifford circuit by inserting $m \{X, \text{CNOT}, R_Z\}$ subcircuits into *C*. Indeed, as stated previously, if a Pauli product *P* is diagonal then the Clifford operator *V* satisfying

$$V^{\dagger}R_{P}(\theta)V = R_{V^{\dagger}PV}(\theta) = R_{Z_{i}}(\theta) \tag{6}$$

for some qubit j, can be implemented using only CNOT and X gates. And because C is a diagonalization network for S then by definition there exists m non-negative integers $\alpha_0 \leq \ldots \leq \alpha_{m-1}$ such that $U_i^{\dagger} P(S_{:,i}) U_i$ is diagonal, where U_i is the Clifford operator implemented by the first α_i gates of C. It follows that inserting, for all i and just after the α_i th gate of C, a {CNOT, X} implementation of the Clifford operators V_i and V_i^{\dagger} with the $R_{Z_j}(b_i\theta_i)$ gate in between, such that V_i satisfies

$$V_i^{\dagger} U_i^{\dagger} P(\mathcal{S}_{:,i}) U_i V_i = R_{Z_i}(b_i \theta_i) \tag{7}$$

for some qubit j, will result in an implementation of the sequence of Pauli rotations defined by $(\mathcal{S}, \boldsymbol{b}, \boldsymbol{\theta})$ up to a final Clifford circuit.

The circuit obtained by this procedure obviously contains the same number of Hadamard gates as C as no additional Hadamard gate was inserted. Thus, synthesizing a sequence of Pauli rotations represented by $(\mathcal{S}, \mathbf{b}, \theta)$ with a minimal number of Hadamard gates up to a final Clifford operator is equivalent to the problem of constructing a diagonalization network for \mathcal{S} using a minimal number of Hadamard gates. This approach can easily be extended to take into account the final Clifford operator, as explained in Section 3.3. We define h(C) as being the number of Hadamard gates in a Clifford circuit C, and we extend the notation for a sequence of Pauli products \mathcal{S} such that $h(\mathcal{S}) = \min\{h(C) \mid C \text{ is a diagonalization network for } \mathcal{S}\}$. The problem of synthesizing a sequence of Pauli rotations ignoring the final Clifford operator with a minimal number of Hadamard gates can then be defined as follows.

Problem 1 (H-Opt). Given a sequence S of Pauli products, find a Clifford circuit C that is a diagonalization network for S and such that h(C) = h(S).

In Clifford+T circuits, the Hadamard gadgetization procedure aims to transform the circuit in order to obtain an Hadamard-free subcircuit containing all the T gates. Hence, a Hadamard gate does not need to be gadgetized if there is no T gate preceding it. To take this particularity into consideration we define the following problem relating to the synthesis of a sequence of Pauli rotations up to a final Clifford circuit with a minimal number of internal Hadamard gates.

Problem 2 (Internal-H-Opt). Given a sequence S of Pauli products, find a Clifford circuit $C = C_1 :: C_2$, i.e. C is the circuit resulting from the concatenation of C_1 and C_2 , such that $h(C_2)$ is minimized and C_2 is a diagonalization network for $\tilde{S} = U^{\dagger}SU$ where U is the Clifford operator associated with C_1 .

In Section 3.1 we propose a diagonalization network synthesis algorithm to solve the H-Opt problem. We prove its optimality in Section 3.2, and it is then employed in Section 4 to design an algorithm solving the Internal-H-Opt problem.

3 Hadamard gates minimization

3.1 Diagonalization network synthesis algorithm

We first describe a simple procedure, of fundamental importance in our diagonalization network synthesis algorithm, to construct a Clifford operator U such that $U^{\dagger}PU$ is diagonal, where P is a non-diagonal Pauli product. Let i be such that $P_i \in \{X, Y\}$, which necessarily exists as P is non-diagonal. If there exists $j \neq i$ such that $P_j \in \{X, Y\}$, then, based on the operation depicted in Figure 1(a), we can deduce that the Pauli product P' resulting from the conjugation of Pby the CNOT_{*i*,*j*} gate satisfies $P'_i \in \{X, Y\}$, $P'_j \in \{I, Z\}$ and $P'_k = P_k$ for all $k \notin \{i, j\}$. More generally, if $P' = U^{\dagger}PU$ where U is the Clifford operator associated with the fan-out formed by the gates $\{\text{CNOT}_{i,j} \mid P_j \in \{X, Y\}, \forall j \neq i\}$, then P'_j is diagonal for all $j \neq i$. To complete the diagonalization of P' we then just have to make P'_i diagonal while preserving this property. If $P'_i = Y$ then conjugating P' by a S gate on qubit i maps P'_i to X. And in the case where $P'_i = X$, then conjugating P' by a H gate on qubit i maps P'_i to Z, and our diagonalization procedure is complete as the S_i and H_i operations do not affect P'_j where $j \neq i$.

Consider the diagonalization network synthesis algorithm whose pseudo-code is given in Algorithm 1 and which takes a sequence S of m Pauli products as input. The algorithm constructs a Clifford circuit C iteratively by processing the Pauli products constituting S in order. When a Pauli product $P = P(S_{:,i})$ is being processed, if $U^{\dagger}PU$, where $U \in C_n$ is the Clifford operator implemented by C, is diagonal then the algorithm moves on to the next Pauli product. Otherwise, if $U^{\dagger}PU$ is not diagonal, a sequence of gates, constructed using the procedure described above, are appended to C so that the updated Pauli product $U^{\dagger}PU$ is diagonal. Thus, Algorithm 1 outputs a Clifford circuit that is a diagonalization network for S. A detailed execution example of Algorithm 1 is provided in Appendix A.

Complexity analysis. At each iteration the algorithm carries out at most $\mathcal{O}(n)$ row operations on \mathcal{S} where *n* is the number of qubits, *m* iterations are performed and \mathcal{S} has *m* columns, therefore the complexity of Algorithm 1 is $\mathcal{O}(nm^2)$.

In the typical case where n < m, a faster version of Algorithm 1 can be implemented using the tableau representation [23]. Let \mathcal{T} be a tableau initialized at the beginning of the algorithm. Instead of updating \mathcal{S} for each Clifford gate appended to the circuit C, we can use \mathcal{T} to keep track of the Clifford operator U implemented by C. For each Clifford gate appended to C, \mathcal{T} can be updated

Algorithm 1: Diagonalization network synthesis with a minimal number of H gates

Input: A sequence $S = \begin{bmatrix} Z \\ \mathcal{X} \end{bmatrix}$ of *m* Pauli products. **Output:** A diagonalization network for *S* with a minimal number of *H* gates.

1 procedure DiagonalizationNetworkSynthesis(S)

 $C \leftarrow \text{new empty circuit}$ $\mathbf{2}$ if \mathcal{S} is empty then 3 return C $\mathbf{4}$ end $\mathbf{5}$ if $\exists i$ such that $\mathcal{X}_{i,0} = 1$ then 6 foreach $j \in \{j \mid \mathcal{X}_{j,0} = 1\} \setminus \{i\}$ do 7 $C \leftarrow C :: \text{CNOT}_{i,j}$ 8 $\mathcal{S} \leftarrow \text{CNOT}_{i,j} \mathcal{S} \text{CNOT}_{i,j}$ 9 10 end if $\mathcal{Z}_{i,0} = 1$ then 11 $C \leftarrow C :: S_i$ 12 $\mathcal{S} \leftarrow S_i \mathcal{S} S_i$ $\mathbf{13}$ end 14 $C \leftarrow C :: H_i$ $\mathbf{15}$ $\mathcal{S} \leftarrow H_i \mathcal{S} H_i$ $\mathbf{16}$ end $\mathbf{17}$ $\mathcal{S} \leftarrow \mathcal{S}$ with its first column removed $\mathbf{18}$ return C :: DiagonalizationNetworkSynthesis(S) 19

in $\mathcal{O}(n)$ [23]. Then, the algorithm proceeds in the same way as Algorithm 1 by sequentially diagonalizing the Pauli products represented by \mathcal{S} . However, the *i*th Pauli product to diagonalized is not $P(\mathcal{S}_{:,i})$ but $U^{\dagger}P(\mathcal{S}_{:,i})U$, which can be computed in $\mathcal{O}(n^2)$ using the tableau \mathcal{T} . This operation must be performed $\mathcal{O}(m)$ times and \mathcal{T} must be updated $\mathcal{O}(nm)$ times as the number of gates in the final Clifford circuit is $\mathcal{O}(nm)$, therefore the overall time complexity of this algorithm is $\mathcal{O}(n^2m)$. More details on this approach are given in Section 5, where this algorithm is adapated to take a Clifford+ R_Z circuit as input instead of a sequence of Pauli products.

Hadamard gate count. In order to evaluate h(C), where C is the output circuit of Algorithm 1, we will rely on the following definition.

Definition 2 (Commutativity matrix). Let S be a sequence of m Pauli products. The commutativity matrix $A^{(S)}$ associated with S is a strictly upper triangular Boolean matrix of size $m \times m$ such that for all i < j:

$$A_{i,j}^{(\mathcal{S})} = \begin{cases} 0 & \text{if } \mathcal{S}_{:,i} \text{ commutes with } \mathcal{S}_{:,j}, \\ 1 & \text{if } \mathcal{S}_{:,i} \text{ anticommutes with } \mathcal{S}_{:,j}. \end{cases}$$

For convenience we will drop the superscript (S) from A when it is clear from the context that A is associated with S. The commutativity matrix $A^{(S)}$ can also be seen as the adjacency matrix of a directed acyclic graph, which has already been studied and linked to the T-depth optimization problem [8]. In this work, we further reinforce the interest in this structure by establishing a relation between the H-Opt and Internal-H-Opt problems and the rank of $A^{(S)}$. Note that if $\tilde{S} = U^{\dagger}SU$,

where U is some Clifford operator, then $A^{(\tilde{S})} = A^{(S)}$ because if two Pauli products P and P' are commuting (or anticommuting) then $U^{\dagger}PU$ and $U^{\dagger}P'U$ are commuting (or anticommuting).

The number of Hadamard gates in the circuit produced by Algorithm 1 can be characterized via the following theorem.

Theorem 1. Let $S = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ be a sequence of *m* Pauli products, *A* be its commutativity matrix and *C* be the Clifford circuit returned by Algorithm 1 when *S* is given as input. Then $h(C) = \operatorname{rank}(M)$ where $M = \begin{bmatrix} \mathcal{X} \\ A \end{bmatrix}$.

Proof. Let $\mathcal{S}^{(i)} = \begin{bmatrix} \mathcal{Z}^{(i)} \\ \mathcal{X}^{(i)} \end{bmatrix}$ be the sequence of Pauli products given as input to the *i*th recursive

call of Algorithm 1 with $\mathcal{S}^{(0)} = \mathcal{S}$, and let $M^{(i)} = \begin{bmatrix} \mathcal{X}^{(i)} \\ A^{(i)} \end{bmatrix}$ where $A^{(i)}$ is the commutativity matrix associated with $\mathcal{S}^{(i)}$. We first start by analyzing how $M^{(i)}$ evolves to $M^{(i+1)}$ when $\mathcal{S}^{(i)}_{:,0}$ is diagonal. In such case, we can obtain $M^{(i+1)}$ from $M^{(i)}$ by removing the first column of $M^{(i)}$ and the first row of its submatrix $A^{(i)}$. Let $P = P(\mathcal{S}^{(i)}_{:,0})$, then, because P is diagonal, the following equation holds:

$$\bigoplus_{k \in K} \mathcal{X}_k^{(i)} = \bigoplus_{k \in K} M_k^{(i)} = A_0^{(i)}$$
(8)

where $K = \{k \mid \mathcal{Z}_{k,0}^{(i)} = 1\}$. Indeed, as P is diagonal we necessarily have $P_k = Z$ for some k, and in the case where $P_j = I$ for all $j \neq k$ we have $\mathcal{X}_{k,j}^{(i)} = 1$ if and only if $\mathcal{S}_{:,0}^{(i)}$ anticommutes with $\mathcal{S}_{:,j}^{(i)}$, and so $\mathcal{X}_k^{(i)} = A_0^{(i)}$. In a more general case, if there exists $j \neq k$ satisfying $P_j = Z$ then we can apply a CNOT_{j,k} gate for all such j in order to fall back on our previous case, which implies Equation 8. Consequently, removing the first row of the submatrix $A^{(i)}$ will not change the rank of $M^{(i)}$. Moreover, due to the fact that $\mathcal{S}_{:,0}^{(i)}$ is diagonal, the first column of $M^{(i)}$ is equal to the null vector. Therefore we have $\operatorname{rank}(M^{(i+1)}) = \operatorname{rank}(M^{(i)})$ when $\mathcal{S}_{:,0}^{(i)}$ is diagonal.

In the case where $\mathcal{S}_{:,0}^{(i)}$ is not diagonal, Algorithm 1 will apply a sequence of CNOT and S gates followed by a single H gate. Let $\tilde{\mathcal{S}}^{(i)} = \begin{bmatrix} \tilde{\mathcal{Z}}^{(i)} \\ \tilde{\mathcal{X}}^{(i)} \end{bmatrix}$ be the sequence of Pauli products obtained by

conjugating all Pauli products of $\mathcal{S}^{(i)}$ by this sequence of CNOT and S gates, and let $\tilde{M}^{(i)} = \begin{bmatrix} \mathcal{X}^{(i)} \\ A^{(i)} \end{bmatrix}$. Note that we have rank $(\tilde{M}^{(i)}) = \operatorname{rank}(M^{(i)})$ as applying a S or CNOT operation on $\mathcal{S}^{(i)}$ does not change the rank of $\mathcal{X}^{(i)}$. Let j be the qubit on which the Hadamard gate is applied, we must have $\tilde{M}_{j,0}^{(i)} = 1$ and $\tilde{M}_{k,0}^{(i)} = 0$ for all $k \neq j$, which implies that $\tilde{M}_{j}^{(i)}$ is independent from all the other rows of $\tilde{M}^{(i)}$. Let $\hat{M}^{(i)} = \begin{bmatrix} \hat{\mathcal{X}}^{(i)} \\ A^{(i)} \end{bmatrix}$ where $\hat{\mathcal{S}}^{(i)} = \begin{bmatrix} \hat{\mathcal{Z}}^{(i)} \\ \hat{\mathcal{X}}^{(i)} \end{bmatrix}$ is obtained by conjugating all Pauli products of $\tilde{\mathcal{S}}^{(i)}$ by a Hadamard gate on qubit j, and notice that $\hat{M}_{k}^{(i)} = \tilde{M}_{k}^{(i)}$ for all $k \neq j$. Analogously to Equation 8, since $\hat{\mathcal{S}}_{i,0}^{(i)}$ is diagonal, the following equation holds:

$$\bigoplus_{k \in \hat{K}} \hat{\mathcal{X}}_k^{(i)} = \bigoplus_{k \in \hat{K}} \hat{M}_k^{(i)} = A_0^{(i)}$$
(9)

where $\hat{K} = \{k \mid \hat{Z}_{k,0}^{(i)} = 1\}$. Furthermore, as $j \in \hat{K}$, $\hat{M}_{j}^{(i)}$ can be expressed as follows:

$$\hat{M}_j^{(i)} = \bigoplus_{k \in \hat{K} \setminus \{j\}} \hat{M}_k^{(i)} \oplus A_0^{(i)} = \bigoplus_{k \in \tilde{K}} \tilde{M}_k^{(i)} \oplus A_0^{(i)}$$
(10)

where $\tilde{K} = \{k \mid \tilde{\mathcal{Z}}_{k,0}^{(i)} = 1\} = \hat{K} \setminus \{j\}$. It follows that $\hat{M}_{j}^{(i)}$ is a linear combination of the rows of $\tilde{M}^{(i)}$ whereas $\tilde{M}_{j}^{(i)}$ is an independent row, and so $\operatorname{rank}(\hat{M}^{(i)}) = \operatorname{rank}(\tilde{M}^{(i)}) - 1$. After the Hadamard gate has been applied we end up in the same case as when $\mathcal{S}_{:,0}^{(i)}$ is diagonal, therefore we have $\operatorname{rank}(M^{(i+1)}) = \operatorname{rank}(\hat{M}^{(i)}) = \operatorname{rank}(M^{(i)}) - 1$.

We demonstrated that $\operatorname{rank}(M^{(i+1)}) = \operatorname{rank}(M^{(i)})$ when no Hadamard gate is applied at the *i*th recursive call, and that $\operatorname{rank}(M^{(i+1)}) = \operatorname{rank}(M^{(i)}) - 1$ if one Hadamard gate is applied. Thus, the number of Hadamard gates in the Clifford circuit *C* is equal to $\operatorname{rank}(M) - \operatorname{rank}(M^{(m)})$ where *m* is the number of Pauli products in \mathcal{S} . The sequence of Pauli products $\mathcal{S}^{(m)}$ is empty, hence $\operatorname{rank}(M^{(m)}) = 0$ and $h(C) = \operatorname{rank}(M)$.

3.2 Optimality

In this section we demonstrate the optimality of Algorithm 1 by proving the following theorem.

Theorem 2. Let $S = \begin{bmatrix} Z \\ \mathcal{X} \end{bmatrix}$ be a sequence of *m* Pauli products, *A* be its commutativity matrix and *C* be a Clifford circuit that optimally solves the *H*-Opt problem for *S*. Then $h(C) = \operatorname{rank}(M)$ where $M = \begin{bmatrix} \mathcal{X} \\ A \end{bmatrix}$.

Our proof of Theorem 2 rests on the following proposition, which puts an upper bound on the number of Hadamard gates required to simultaneously diagonalize a set of mutually commuting Pauli products.

Proposition 1. Let $S = \begin{bmatrix} Z \\ \mathcal{X} \end{bmatrix}$ be a sequence of m mutually commuting Pauli products of size n and let $U \in C_n$ be a Clifford operator such that $U^{\dagger}P(S_{:,i})U$ is diagonal for all i. Then $h(C) \geq \operatorname{rank}(\mathcal{X})$, where C is a Clifford circuit implementing U.

Proof. Let $\mathcal{S}^{(i)}$ be the state of \mathcal{S} resulting from conjugating all its Pauli products by the Clifford operator implemented by the first *i* gates of *C*. If the (i+1)th gate of *C* is a CNOT or *S* gate, then $\operatorname{rank}(\mathcal{X}^{(i+1)}) = \operatorname{rank}(\mathcal{X}^{(i)})$. Else, if the (i+1)th gate of *C* is a Hadamard gate, then $\mathcal{X}^{(i+1)}$ and $\mathcal{X}^{(i)}$ have at least n-1 rows in common and $1 \ge |\operatorname{rank}(\mathcal{X}^{(i)}) - \operatorname{rank}(\mathcal{X}^{(i+1)})| \ge 0$. Therefore, the number of Hadamard gates in *C* is at least $|\operatorname{rank}(\mathcal{X}) - \operatorname{rank}(\mathcal{X}^{(k)})|$, where *k* is the number of gates in *C*. The circuit *C* performs a simultaneous diagonalization of the Pauli products constituting \mathcal{S} , which implies that $\operatorname{rank}(\mathcal{X}^{(k)}) = 0$, hence $h(C) \ge |\operatorname{rank}(\mathcal{X}) - \operatorname{rank}(\mathcal{X}^{(k)})| = \operatorname{rank}(\mathcal{X})$.

In the following we use $S_{:,:j}$ to denote the submatrix formed by the first j columns of S. Theorem 1 implies an upper bound on the number of Hadamard gates required to solve the H-Opt problem. There always exists a Clifford circuit C that is a diagonalization network for a sequence of Pauli products $S = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ such that $\operatorname{rank}(M) \ge h(C)$ where $M = \begin{bmatrix} \mathcal{X} \\ A \end{bmatrix}$ and A is the commutativity matrix associated with S. In order to prove Theorem 2 it remains to show that if C is a diagonalization network for S then $h(C) \ge \operatorname{rank}(M)$. To do so, we will show that we can derive a Clifford circuit C' from C such that C' is satisfying h(C') = h(C) and is a solution to a specific instance S' of the simultaneous diagonalization problem, where $S' = \begin{bmatrix} \mathbf{0} \\ M' \end{bmatrix}$ is a sequence of mutually commuting Pauli products satisfying $\operatorname{rank}(M') \ge \operatorname{rank}(M)$. By Proposition 1 we then would have $h(C) = h(C') \ge \operatorname{rank}(M') \ge \operatorname{rank}(M)$. We first give a construction for M' and prove that $\operatorname{rank}(M') \ge \operatorname{rank}(M)$ via the following proposition.

Proposition 2. Let C be a diagonalization network for a sequence $S = \begin{bmatrix} Z \\ \mathcal{X} \end{bmatrix}$ of m Pauli products of size n, and let $C^{(i)}$ be the subcircuit of C truncated after its ith Hadamard gate. And let the matrices $S^{(i)} = \begin{bmatrix} Z^{(i)} \\ \mathcal{X}^{(i)} \end{bmatrix}$ be such that $S^{(0)} = S$ and in the case where i > 0:


$$\begin{split} \mathcal{S}_{:,j}^{(i)} &= \mathbf{0} & \text{if } C^{(i-1)} \text{ is a diagonalization network for } \mathcal{S}_{:,:j} \\ P(\mathcal{S}_{:,j}^{(i)}) &= \pm U_{(i)}^{\dagger} P(\mathcal{S}_{:,j}) U_{(i)} & \text{otherwise,} \end{split}$$

where $U_{(i)} \in \mathcal{C}_n$ is the Clifford operator associated with $C^{(i)}$. Consider the matrices $M = \begin{bmatrix} \mathcal{X} \\ A \end{bmatrix}$ and $M' = \begin{bmatrix} \mathcal{X} \\ A' \end{bmatrix}$ where A is the commutativity matrix associated with S, and A' is a matrix composed of h(C) rows such that $A'_{i-1} = \mathcal{X}^{(i)}_j$ where j is the qubit on which the ith Hadamard gate of C is applied. Then we have rank $(M') \geq \operatorname{rank}(M)$.


Proof. We will prove Proposition 2 by showing that the rows of M are in the span of the set formed by the rows of the $\mathcal{X}^{(i)}$ matrices, which are themselves in the row space of the matrix M'. We first show that the rows of $\mathcal{X}^{(i)}$ are in the span of the set formed by the first n+i rows of M'. For i = 0, this assertion is obviously true as we have $\mathcal{X}_j = M'_j$ for all $0 \leq j < n$. Let $\tilde{\mathcal{S}}^{(i)} = \begin{bmatrix} \tilde{\mathcal{Z}}^{(i)} \\ \tilde{\mathcal{X}}^{(i)} \end{bmatrix} = U^{\dagger} \mathcal{S}^{(i)} U$, where U is the Clifford operator implemented by the {CNOT, S} subcircuit comprised between the *i*th and (i + 1)th Hadamard gate of C. Note that performing a CNOT or S operation on $\mathcal{S}^{(i)}$ doesn't change the row space of $\mathcal{X}^{(i)}$, therefore the rows of $\tilde{\mathcal{X}}^{(i)}$ are in the row space of $\mathcal{X}^{(i)}$. Let $\boldsymbol{\alpha}$ be a vector of size m such that α_j is the smallest non-negative integer for which $C^{(\alpha_j)}$ is a diagonalization network for $\mathcal{S}_{:,:j}$ and let k be the qubit on which the (i + 1)th Hadamard gate of Cis applied. We can then distinguish 3 cases for the value of α_j , where $0 \leq j < m$:

- $\alpha_j < i$, then $\mathcal{S}_{:,j}^{(i+1)} = \tilde{\mathcal{S}}_{:,j}^{(i)} = \mathbf{0}$ for all j, because if $C^{(i-1)}$ is a diagonalization network for $\mathcal{S}_{:,:j}$ then $C^{(i)}$ is also a diagonalization network for $\mathcal{S}_{:,:j}$;
- $\alpha_j = i$, then $\mathcal{S}_{:,j}^{(i+1)} = \mathbf{0}$ and $\tilde{\mathcal{S}}_{:,j}^{(i)}$ is diagonal, therefore $\mathcal{X}_{:,j}^{(i+1)} = \tilde{\mathcal{X}}_{:,j}^{(i)} = \mathbf{0}$;
- $\alpha_j > i$ then $\tilde{\mathcal{S}}_{:,j}^{(i)}$ encodes the same Pauli product as $\mathcal{S}_{:,j}^{(i+1)}$ up to a Hadamard operation on qubit k, therefore $\mathcal{X}_{\ell,j}^{(i+1)} = \tilde{\mathcal{X}}_{\ell,j}^{(i)}$ for all $\ell \neq k$.

To sum up we have $\mathcal{X}_{j}^{(i+1)} = \tilde{\mathcal{X}}_{j}^{(i)}$ for all $j \neq k$ and by definition we have $\mathcal{X}_{k}^{(i+1)} = M'_{n+i+1}$. It follows that the rows of $\mathcal{X}^{(i+1)}$ are in the span of the set formed by the first n+i+1 rows of M'.



(a) Circuit C that is a diagonalization network for S where $S_{:,0}$ is diagonalized by the first 3 gates, $S_{:,1}$ by the first 5 gates and $S_{:,2}$ by the whole circuit.



(b) Circuit C' derived from C.

$$\mathcal{S} = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix} = \begin{pmatrix} 1 & 0 & 0 \\ 1 & 1 & 0 \\ \hline 1 & 0 & 1 \\ 0 & 1 & 0 \end{pmatrix}, \quad A^{(\mathcal{S})} = \begin{pmatrix} 0 & 1 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{pmatrix}$$

(c) Initial sequence of Pauli products and its commutativity matrix.

$$\mathcal{S}' = \begin{bmatrix} \mathbf{0} \\ M' \end{bmatrix} = \begin{pmatrix} \mathbf{0} & \mathbf{0} & \mathbf{0} \\ 1 & 0 & 1 \\ 0 & 1 & 0 \\ 0 & 1 & 1 \\ 0 & 0 & 1 \\ 0 & 0 & 0 \end{pmatrix}$$

(d) Pauli products that are simultaneously diagonalized by C', where M' is as defined in Proposition 2.

Figure 2: Construction example of C' and S' for the proof of Theorem 2.

We now show that, for all j, A_j is in the row space of $\mathcal{X}^{(\alpha_j)}$. Since $\mathcal{S}_{:,j}^{(\alpha_j)}$ is diagonal, similarly to Equation 8, the following holds:

$$\bigoplus_{k \in K} \mathcal{X}_{k,\ell}^{(\alpha_j)} = \begin{cases} 0 & \text{if } \mathcal{S}_{:,\ell} \text{ commutes with } \mathcal{S}_{:,j} \text{ or } \ell \leq j, \\ 1 & \text{if } \mathcal{S}_{:,\ell} \text{ anticommutes with } \mathcal{S}_{:,j}, \forall \ell > j, \end{cases}$$
(11)

where $K = \{k \mid \mathcal{Z}_{k,j}^{(\alpha_j)} = 1\}$. This sum satisfy the same properties as the row j of the commutativity matrix A associated with S, therefore we have:

$$A_j = \bigoplus_{k \in K} \mathcal{X}_k^{(\alpha_j)}.$$
 (12)

Thus, for all j, A_j is in the row space of the matrix $\mathcal{X}^{(\alpha_j)}$, whose rows are themselves in the row space of M'. Consequently, M_j is in the row space of M' for all j and $\operatorname{rank}(M') \ge \operatorname{rank}(M)$.

The proof of Theorem 2 can now be formulated based on Proposition 1 and 2.

Proof of Theorem 2. Consider a Clifford C' containing the same number of Hadamard gates as C, acting over n + h(C) qubits and constructed by the following process:

- 1. Start with C' as a copy of C with h(C) additional qubits.
- 2. Remove all S gates from C'.
- 3. After the *i*th Hadamard gate of C', insert a SWAP gate operating over the qubits n + i 2 and j where j is the qubit on which the *i*th Hadamard gate is applied.

An example of this process is provided in Figure 2. The $\text{SWAP}_{i,j}$ gate can be implemented using CNOT gates:

$$SWAP_{i,j} = CNOT_{i,j}CNOT_{j,i}CNOT_{i,j}$$

This operation can be performed on S by swapping the rows Z_i and Z_j as well as the rows \mathcal{X}_i and \mathcal{X}_j . Let M' be defined as in Proposition 2, let $S' = \begin{bmatrix} \mathbf{0} \\ M' \end{bmatrix}$ be a sequence of m mutually commuting Pauli products of size n + h(C) and let U' is the Clifford operator implemented by C', we will show that $U'^{\dagger}P(S'_{:,i})U'$ is diagonal for all i. We reuse $C^{(i)}$ and $S^{(i)} = \begin{bmatrix} \mathcal{Z}^{(i)} \\ \mathcal{X}^{(i)} \end{bmatrix}$ as defined in Proposition 2, and we define $S'^{(i)} = \begin{bmatrix} \mathcal{Z}'^{(i)} \\ \mathcal{X}'^{(i)} \end{bmatrix}$ and $C'^{(i)}$ analogously where $C'^{(i)}$ is the subcircuit resulting from

truncating C' after its *i*th inserted SWAP gate and $C'^{(0)}$ is the empty circuit.

We now prove by induction that for all $0 \leq i \leq h(C)$, $0 \leq j < n$ and $n \leq k < n+i$ we have $\mathcal{X}_{j}^{\prime(i)} = \mathcal{X}_{j}^{(i)}, \mathcal{Z}_{j}^{\prime(i)} = \mathbf{0}$ and $\mathcal{X}_{k}^{\prime(i)} = \mathbf{0}$. For i = 0 and $0 \leq j < n$, the equalities $\mathcal{X}_{j}^{\prime} = \mathcal{X}_{j}$ and $\mathcal{Z}_{j}^{\prime(i)} = \mathbf{0}$ are satisfied by definition. Let $0 \leq i < h(C)$ and α_{i} be the qubit on which the (i + 1)th Hadamard gate of C is applied. The matrix $\mathcal{S}^{(i+1)}$ can be obtained from $\mathcal{S}^{(i)}$ by performing a sequence of $\{\text{CNOT}, S\}$ operations and a Hadamard operation on qubit α_{i} . Similarly, the matrix $\mathcal{S}^{\prime(i+1)}$ can be obtained from $\mathcal{S}^{\prime(i)}$ by performing the same sequence of CNOT operations, a Hadamard operation on qubit α_{i} and a SWAP operation acting on the qubits α_{i} and n + i. In both cases, the rows $\mathcal{X}_{j}^{(i)}$ and $\mathcal{X}_{j}^{\prime(i)}$, where $0 \leq j < n, j \neq \alpha_{i}$, are only affected by the CNOT operations, and so if $\mathcal{X}_{j}^{\prime(i)} = \mathcal{X}_{j}^{(i)}$ for all $0 \leq j < n$, then $\mathcal{X}_{j}^{\prime(i+1)} = \mathcal{X}_{j}^{(i+1)}$ for all $0 \leq j < n, j \neq \alpha_{i}$. Notice that the only gate in C' acting on the qubit n + i is the SWAP gate operating on the qubits α_{i} and n + i and recall that by definition $\mathcal{X}_{n+i}^{\prime(i+1)} = \mathcal{X}_{\alpha_{i}}^{(i+1)}$. Therefore, for all $0 \leq j < n$, if $\mathcal{X}_{j}^{\prime(i)} = \mathcal{X}_{j}^{(i)}$ then $\mathcal{X}_{j}^{\prime(i+1)} = \mathcal{X}_{j}^{(i+1)}$.

If $\mathcal{Z}_{j}^{\prime(i)} = \mathbf{0}$ for all $0 \leq j < n$, then applying a sequence of CNOT operations on $\mathcal{S}^{\prime(i)}$ acting on the first n qubits will not alter the matrix $\mathcal{Z}^{\prime(i)}$. Thus, if $\mathcal{Z}_{j}^{\prime(i)} = \mathbf{0}$ for all $0 \leq j < n$, then $\mathcal{Z}_{j}^{\prime(i+1)} = \mathcal{Z}_{j}^{\prime(i)} = \mathbf{0}$ for all $0 \leq j < n, j \neq \alpha_{i}$. Furthermore, if $\mathcal{Z}_{\alpha_{i}}^{\prime(i)} = \mathbf{0}$ for all $0 \leq j < n$, then applying a Hadamard operation on $\mathcal{S}^{\prime(i)}$ acting on qubit α_{i} after this sequence of CNOT operations would yield $\mathcal{X}_{\alpha_{i}}^{\prime(i)} = \mathbf{0}$. This Hadamard operation is followed by a SWAP operation between the qubits α_{i} and k = n + i which would induce that $\mathcal{X}_{k}^{\prime(i+1)} = \mathbf{0}$ and $\mathcal{Z}_{\alpha_{i}}^{\prime(i+1)} = \mathbf{0}$ because $\mathcal{Z}_{k}^{\prime} = \mathbf{0}$. Thus, for all $0 \leq j < n$, if $\mathcal{Z}_{j}^{\prime(i)} = \mathbf{0}$ then $\mathcal{Z}_{j}^{\prime(i+1)} = \mathbf{0}$. In addition, for all k such that $n \leq k < n + i$, the circuit $C^{\prime(i+1)}$ doesn't contain any gate operating on the qubit k other than those included in $C^{\prime(i)}$; therefore if $\mathcal{X}_{k}^{\prime(i)} = \mathbf{0}$ for all $n \leq k < n + i$ then $\mathcal{X}_{k}^{\prime(i+1)} = \mathbf{0}$ for all $n \leq k < n + i + 1$.

 $C'^{(i)}$; therefore if $\mathcal{X}_{k}'^{(i)} = \mathbf{0}$ for all $n \leq k < n + i$ then $\mathcal{X}_{k}'^{(i+1)} = \mathbf{0}$ for all $n \leq k < n + i + 1$. Let i = h(C), by combining the facts that $\mathcal{X}_{j}'^{(i)} = \mathcal{X}_{j}^{(i)} = \mathbf{0}$ for all $0 \leq j < n$ and $\mathcal{X}_{n+j}'^{(i)} = \mathbf{0}$ for all $0 \leq j < i$, we can deduce that $\mathcal{X}'^{(i)}$ is the null matrix which imply that $U'^{\dagger}P(\mathcal{S}'_{:,j})U'$ is diagonal for all j where U' is the Clifford operator implemented by C'. By Proposition 1 we have $h(C) = h(C') \geq \operatorname{rank}(M')$, and by Proposition 2 we have $\operatorname{rank}(M') \geq \operatorname{rank}(M)$ which entails $h(C) \geq \operatorname{rank}(M)$. This lower bound is satisfied by Algorithm 1 as stated by Theorem 1, this implies that Algorithm 1 is optimal and concludes the proof of Theorem 2.

Pauli rotations ordering. Algorithm 1 solves the H-Opt problem for a fixed sequence of Pauli rotations. However, if two adjacent Pauli rotations are commuting then their order could be inverted, leading to another sequence of Pauli rotations representing the same operator. We show

that changing the ordering in this way doesn't affect the minimal number of Hadamard gate required to implement the diagonalization network associated with the sequence of Pauli rotations. Let $S = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ be a sequence of Pauli products, let *i* be such that $S_{:,i}$ commutes with $S_{:,i+1}$ and let $S' = \begin{bmatrix} \mathcal{Z}' \\ \mathcal{X}' \end{bmatrix}$ be a sequence of Pauli products obtained by swapping the columns *i* and *i* + 1 of S. Let $M = \begin{bmatrix} \mathcal{X} \\ A \end{bmatrix}$ and $M' = \begin{bmatrix} \mathcal{X}' \\ A' \end{bmatrix}$ where *A* and *A'* are the commutativity matrices of *S* and *S'* respectively. Since $S_{:,i}$ commutes with $S_{:,i+1}$ we have $A_{i,i+1} = A'_{i,i+1} = 0$, and so $M_{:,i} = M'_{:,i+1}$ and $M_{:,i+1} = M'_{:,i}$. The matrix M' can be obtained from M by swapping its columns *i* and *i* + 1, which entails rank(M) = rank(M'). Thus, inverting the order of two adjacent and commuting Pauli rotations doesn't change the minimal number of Hadamard gates required to implement the diagonalization network associated with the sequence of Pauli rotations.

Other gate sets. One could consider the problem over other Clifford gate sets, which raises the question of whether these gate sets could perform better than the $\{X, \text{CNOT}, S, H\}$ gate set considered. In order to achieve a number of Hadamard gate inferior to rank(M), where M is defined as in Theorem 2, the gate set considered needs to have at least one gate, other than the Hadamard gate, such that its decomposition over the $\{X, \text{CNOT}, S, H\}$ gate set necessarily involves at least one Hadamard gate. Said otherwise, the number of Hadamard gates is at least rank(M) for any gate set in which the Hadamard gate is the only gate U for which there exists a non-diagonal Pauli operator P such that $U^{\dagger}PU$ is diagonal.

3.3 Extension to Clifford+ R_Z circuit re-synthesis

Any Clifford+ R_Z circuit can be characterized by a sequence of Pauli rotations followed by a final Clifford operator C_f [2]. We demonstrated that Algorithm 1 solves the H-Opt problem optimally, and so it can be used to synthesize a sequence of Pauli rotations up to a final Clifford operator $C_{f'}$ with a minimal number of Hadamard gates. The synthesis of the full Clifford+ R_Z circuit can then be performed by coupling Algorithm 1 with a procedure to synthesize the Clifford operator $C_f \cdot C_{f'}$. We will demonstrate that this procedure can in fact also be performed by Algorithm 1 with a minimal number of Hadamard gates.

A Clifford operator $U \in C_n$ can be represented by a tableau encoding 2n Pauli operators such that n of them are mutually commuting Pauli operators called stabilizer generators and the other half are also mutually commuting Pauli operators referred to as destabilizer generators. If the stabilizer generators are all diagonalized, then the Clifford operator can be synthesized using only $\{X, S, \text{CNOT}\}$ gates [23]. Thus, synthesizing a Clifford operator with the minimal number of Hadamard gates amounts to finding a Clifford circuit C containing the minimal number of Hadamard gates and such that $U^{\dagger}PU$ is diagonal for all P in the stabilizer generators, where U is the Clifford operator associated with C. We will demonstrate via the following proposition that a Clifford circuit satisfying these properties is produced by Algorithm 1 when the sequence of Pauli products S given as input encodes the stabilizer generators on any order.

Proposition 3. Let S be a sequence of m mutually commuting Pauli products and C be the Clifford circuit returned by Algorithm 1 when S is given as input. Then $U^{\dagger}P(S_{:,j})U$ is diagonal for all j, where U is the Clifford operator associated with C.

Proof. Let P and P' be commuting Pauli operators such that P is diagonal and P' is not diagonal. If there exists k such that $P'_k = X$ and $P'_\ell \in \{I, Z\}$ for all $\ell \neq k$, then $P_k = I$ because P commutes with P' and P is diagonal. Therefore conjugating P and P' with a Hadamard gate on qubit k will result in both operators being diagonalized. Let $C^{(i)}$ be the subcircuit of C truncated before its *i*th Hadamard gate with $C^{(0)}$ defined as the empty circuit, and let $U_{(i)}$ be the Clifford operator associated with $C^{(i)}$. Due to the construction process of C, for each subcircuit $C^{(i)}$ where i > 0there exists j such that $P' = U_{(i)}^{\dagger} S_{:,j} U_{(i)}$ satisfies $P'_k = X$ and $P'_{\ell} \in \{I, Z\}$ for all $\ell \neq k$ where k is the qubit on which the *i*th Hadamard gate of C is applied. Hence, for all i < h(C) and for all j, if $U_{(i)}^{\dagger} P(S_{:,j}) U_{(i)}$ is diagonal, then $U_{(i+1)}^{\dagger} P(S_{:,j}) U_{(i+1)}$ is also diagonal. The circuit C is a diagonalization network for S, which imply that for all j there exists $U_{(i)}$ such that $U_{(i)}^{\dagger} P(S_{:,j}) U_{(i)}$ is diagonal, and so $U^{\dagger} P(S_{:,j}) U$ is a diagonal for all j.

Based on Proposition 3, we can now show that Algorithm 1 can be used to synthesize a sequence of Pauli rotations followed by a final Clifford operator with a minimal number of Hadamard gates. Let S be a sequence of Pauli products associated with the sequence of Pauli rotations we are aiming to implement, let S' be a sequence of Pauli products encoding the stabilizer generators of the final Clifford operator, and let $\tilde{S} = \begin{bmatrix} S & S' \end{bmatrix}$. Any $\{X, \text{CNOT}, S, H, R_Z\}$ circuit implementing this sequence of Pauli rotations followed by the final Clifford operator is necessarily a diagonalization network for \tilde{S} . The circuit C returned by Algorithm 1 when \tilde{S} is given as input satisfies this condition with a minimal number of Hadamard gates. Moreover, as indicated by Proposition 3, Csimultaneously diagonalize the sequence of Pauli products encoded by S'. Thus, the synthesis of the sequence of Pauli rotations and the final Clifford operator can be completed with a minimal number of Hadamard gate by inserting $\{X, \text{CNOT}, S, R_Z\}$ subcircuits into C.

Let C be the circuit obtained once the number of Hadamard gates have been optimized with our method. The circuit C may contain an important number of CNOT gates as our algorithm does not aim at optimizing the CNOT-count. If necessary, several methods can be used to optimize the number of CNOT gates in C while preserving the number of Hadamard gates. First, the Clifford parts of C can be re-synthesized by using a Clifford circuit synthesis algorithm that preserve the optimal number of Hadamard gates. For example, as shown in Reference [25], a Clifford circuit can be implemented with the optimal number of Hadamard gates via two {CNOT, CZ, S} circuits separated by a layer of Hadamard gates. Algorithms designed for the synthesis of {CNOT, CZ, S} circuits can then be used to optimize the number of gates or the depth of the circuit [26]. A complementary way of optimizing the number of CNOT gates in C is to re-synthesize the Hadamard free subcircuits of C via a phase polynomial synthesis algorithm [24, 27]. This method would probably be more effective than the re-synthesis of the Clifford parts approach when C contains large Hadamard-free subcircuits.

4 Internal Hadamard gates minimization

In this section, we tackle the problem of minimizing the number of internal Hadamard gates, which corresponds to the number of Hadamard gates occurring between the first and the last non-Clifford R_Z gate of the circuit. We first give an algorithm in Section 4.1 that performs the synthesis of a diagonalization network while minimizing the number of internal Hadamard gates. We then prove its optimality in Section 4.2.

4.1 Algorithm

Solving the Internal-H-Opt problem for a sequence $S = \begin{vmatrix} \mathcal{Z} \\ \mathcal{X} \end{vmatrix}$ of Pauli products consists in finding a Clifford operator U such that $\operatorname{rank}(\tilde{M})$ is minimal where $\tilde{M} = \begin{bmatrix} \tilde{\mathcal{X}} \\ A \end{bmatrix}, \tilde{\mathcal{S}} = \begin{bmatrix} \tilde{\mathcal{Z}} \\ \tilde{\mathcal{X}} \end{bmatrix} = U^{\dagger} \mathcal{S} U$ and Ais the commutativity matrix associated with \mathcal{S} . The inequality $\operatorname{rank}(A) \leq \operatorname{rank}(\tilde{M}) \leq \operatorname{rank}(M) \leq$ $\operatorname{rank}(A) + n$, where $M = \begin{bmatrix} \chi \\ A \end{bmatrix}$ and n is the number of qubits, imply that the circuit produced by Algorithm 1 contains at most n additional internal Hadamard gates when compared to an optimal solution. To go beyond this approximation and obtain an optimal solution, it is necessary to find a sequence of Clifford operations which, when applied to \mathcal{S} , transform \mathcal{X} into \mathcal{X} . As discussed in Section 3.3, implementing a Clifford operator can be done in two parts: finding a circuit that simultaneously diagonalize the stabilizer generators of the Clifford operator and finishing the implementation with a $\{X, S, CNOT\}$ circuit. The $\{X, S, CNOT\}$ circuit can be disregarded as the associated operations have no impact on the rank of M. Hence, solving the Internal-H-Opt problem for a sequence \mathcal{S} of Pauli products consists in finding a set of mutually commuting Pauli products, encoded in a matrix \mathcal{S}' , that are simultaneously diagonalized by a Clifford operator U and such that rank (\tilde{M}) is minimal where $\tilde{M} = \begin{bmatrix} \tilde{\mathcal{X}} \\ A \end{bmatrix}$ and $\tilde{\mathcal{S}}$ is the sequence of Pauli products resulting from conjugating all the Pauli products of \mathcal{S} by U. As stated by Proposition 3, a circuit that simultaneously diagonalize the Pauli products of \mathcal{S}' is produced by Algorithm 1 when \mathcal{S}' is given as input. Thus, if $[\mathcal{S}' \ \mathcal{S}]$ is given as input to Algorithm 1, then the constructed circuit is a diagonalization network for \mathcal{S} which containing a minimal number of internal Hadamard gates. An example of the execution of Algorithm 2 is given in Figure 3.

We propose an algorithm, whose pseudo-code is given in Algorithm 2, to solve the Internal-H-Opt problem optimally by finding the Pauli products constituting S'. Let J_m be an exchange matrix of size $m \times m$ defined as follows:

$$J_{m_{i,j}} = \begin{cases} 1 & \text{if } i+j=m-1, \\ 0 & \text{otherwise.} \end{cases}$$
(13)


As such, the Pauli products encoded by the columns of the matrix SJ_m are then the same as the ones encoded by S but in reverse order. The algorithm starts by performing a call to Algorithm 1 to obtain a Clifford circuit C that is a diagonalization network for the sequence of Pauli products encoded in SJ_m . Then, a set of stabilizer generators associated with the inverse of C are encoded in the columns of S' and a second and final call to Algorithm 1 is performed where $\begin{bmatrix} S' & S \end{bmatrix}$ is given as input. We prove that the resulting circuit gives an optimal solution to the Internal-H-Opt problem in the next subsection. When one uses Algorithm 2 to perform the re-synthesis of a circuit, as explained in Section 3.3, the stabilizer generators associated with the final Clifford operator of the input circuit can be append to the final call to Algorithm 1 to obtain a full re-synthesis of the circuit containing both a minimal number of Hadamard gates and internal Hadamard gates.

Note that a set of stabilizer generators associated with the inverse of the Clifford circuit C can be computed in $\mathcal{O}(n^2m)$ using the tableau representation as C is composed of $\mathcal{O}(nm)$ gates and a tableau can be updated in $\mathcal{O}(n)$ operations when a Clifford gate is applied. The complexity of the algorithm then resides in the two calls made to Algorithm 1. The first call has a complexity of $\mathcal{O}(n^2m)$ as $\mathcal{S}J_m$ is composed of m Pauli products. For the second call, n + m Pauli products are given as input because a Clifford operator acting on n qubits has n stabilizer generators. This induces a complexity of $\mathcal{O}(n^2(n+m)) = \mathcal{O}(n^3 + n^2m)$, which corresponds to $\mathcal{O}(n^2m)$ in the **Algorithm 2:** Diagonalization network synthesis with a minimal number of internal *H* gates


Input: A sequence S of m Pauli products of size n.

Output: A diagonalization network for S with a minimal number of internal H gates.

- 1 $J_m \leftarrow$ exchange matrix of size $m \times m$
- 2 $C \leftarrow \texttt{DiagonalizationNetworkSynthesis}(\mathcal{S}J_m)$
- **3** $\mathcal{S}' \leftarrow$ stabilizer generators of the inverse of the Clifford operator associated with C
- 4 return DiagonalizationNetworkSynthesis $(\begin{bmatrix} \mathcal{S}' & \mathcal{S} \end{bmatrix})$



(a) Circuit produced by Algorithm 1 when SJ_m is given as input.



(b) Circuit produced by Algorithm 1 when $\begin{bmatrix} S' & S \end{bmatrix}$ is given as input. The first 4 gates are a diagonalization network for S', the last 3 gates are a diagonalization for \tilde{S} . The whole circuit solves the Internal-H-Opt

problem for S with rank $(A^{(S)}) = 1$ internal Hadamard gates.

$$S = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix} = \begin{pmatrix} 1 & 0 & 0 \\ 1 & 1 & 0 \\ \hline 1 & 0 & 1 \\ 0 & 1 & 0 \end{pmatrix}, \quad A^{(S)} = \begin{pmatrix} 0 & 1 & 1 \\ 0 & 0 & 0 \\ 0 & 0 & 0 \end{pmatrix}$$

$$\mathcal{S}' = \begin{pmatrix} 1 & 0 \\ 1 & 1 \\ \hline 1 & 1 \\ 0 & 1 \end{pmatrix}, \quad \tilde{\mathcal{S}} = \begin{pmatrix} 0 & 0 & 1 \\ 1 & 1 & 0 \\ \hline 0 & 1 & 1 \\ 0 & 1 & 1 \end{pmatrix}$$

(c) Initial sequence of Pauli products and its commutativity matrix, which are the same as the example in Figure 2. (d) Sequence of Pauli products S' and \tilde{S} such that S' is associated with the stabilizer generators of the Clifford operator U^{\dagger} where U is implemented by the circuit depicted in Subfigure 3(a), and $\tilde{S} = U^{\dagger}SU$.

Figure 3: Example of an execution of Algorithm 2. For a sequence of Pauli products \mathcal{S} (c), the first call to Algorithm 1 will produce a circuit (a) with associated Pauli products \mathcal{S}' (d). The algorithm will then output the circuit produced by Algorithm 1 when $[\mathcal{S}' \ \mathcal{S}]$ is given as input (b).

typical case where $n \leq m$. Thus, the overall complexity of Algorithm 2 matches the complexity of Algorithm 1.

4.2 Optimality

This subsection is dedicated to the proof of the following theorem, which states the optimality of Algorithm 2.

Theorem 3. Let S be a sequence of m Pauli products, A be its commutativity matrix and let C be the Clifford circuit returned by Algorithm 2 when S is given as input. Then C optimally solves the Internal-H-Opt problem with rank(A) internal Hadamard gates.

We first show that the optimal number of internal Hadamard gates is equal to rank(A). Our proof rests on the following proposition.

Proposition 4. Let S be a sequence of m Pauli products, A be its commutativity matrix and let y, y' be such that Ay = 0 and Ay' = 0. Then the Pauli products encoded by Sy and Sy' are commuting.

Proof. Notice that the Pauli product $S_{:,i}$ commutes with $S_{:,j}$ if and only if $(A \oplus A^T)_{i,j} = (A \oplus A^T)_{j,i} = 0$. Then Sy' commutes with $S_{:,i}$ if and only if $v_i = 0$, where $\boldsymbol{v} = (A \oplus A^T)\boldsymbol{y}'$. And Sy' commutes with Sy if and only if $\boldsymbol{y}^T \boldsymbol{v} = \boldsymbol{y}^T(A \oplus A^T)\boldsymbol{y}' = 0$. As $A\boldsymbol{y} = \boldsymbol{0}$ and $A\boldsymbol{y}' = \boldsymbol{0}$, we can show that $\boldsymbol{y}^T(A \oplus A^T)\boldsymbol{y}' = \boldsymbol{y}^TA\boldsymbol{y}' \oplus \boldsymbol{y}^TA^T\boldsymbol{y}' = \boldsymbol{y}^TA\boldsymbol{y}' \oplus (A\boldsymbol{y})^T\boldsymbol{y}' = 0$, which implies that $S\boldsymbol{y}$ commutes with Sy'.

Based on Proposition 4 we can show that the optimal number of internal Hadamard gates is equal to rank(A). Let S' be a sequence of Pauli products such that the columns of S' are forming a spanning set of $\{Sy \mid Ay = 0, y \in \mathbb{F}_2^m\}$. It follows that for all y satisfying Ay = 0 there exists a vector y' such that Sy = S'y'. Moreover, Proposition 4 entails that all the Pauli products of S' are mutually commuting. Therefore if the Pauli products encoded in S' were all to be diagonal, then, for all y satisfying Ay = 0, the Pauli product Sy would be diagonal, i.e. $\mathcal{X}y = 0$. Let C' be the circuit resulting from the execution of Algorithm 1 when S' is given as input and let \tilde{S} be the Pauli product such that $\tilde{S}_{:,i}$ is equal to the Pauli Pauli $\tilde{S}_{:,i}$.

product encoded by $\mathcal{S}_{:,i}$ conjugated by the Clifford operator associated with C'. Let $\tilde{M} = \begin{vmatrix} \mathcal{X} \\ A \end{vmatrix}$,

for all \boldsymbol{y} satisfying $A\boldsymbol{y} = \boldsymbol{0}$ we have $\tilde{\mathcal{X}}\boldsymbol{y} = \boldsymbol{0}$ because C' performs a simultaneous diagonalization on the Pauli products of \mathcal{S}' , as stated by Proposition 3. Consequently we have $\tilde{M}\boldsymbol{y} = \boldsymbol{0}$ for all $\boldsymbol{y} \in \operatorname{nullspace}(A)$ and so $\operatorname{rank}(\tilde{M}) = \operatorname{rank}(A)$. Then we can use Algorithm 1 to produce a Clifford circuit \tilde{C} that is a diagonalization network for $\tilde{\mathcal{S}}$ and such that $h(\tilde{C}) = \operatorname{rank}(\tilde{M}) = \operatorname{rank}(A)$. It follows that the Clifford circuit $C' :: \tilde{C}$ is a diagonalization network for \mathcal{S} containing $h(\tilde{C}) = \operatorname{rank}(A)$ internal Hadamard gates.

To solve the Internal-H-Opt problem optimally it is then essential to find a spanning set of $\{Sy \mid Ay = 0, y \in \mathbb{F}_2^m\}$, which we encode in the columns of S'. Constructing such a spanning set naively by finding all $y \in \mathbb{F}_2^m$ satisfying Ay = 0 would imply a complexity of $\mathcal{O}(m^3)$ using a Gaussian elimination procedure, which is more computationally expensive than minimizing the number of Hadamard gates via Algorithm 1 in the case where n < m. Fortunately, we can actually rely on Algorithm 1 to compute S' with a complexity of $\mathcal{O}(n^2m)$, as it is done in Algorithm 2. Indeed, if Algorithm 1 is used to constructed a diagonalization network C for the sequence of Pauli products SJ_m , then the stabilizer generators of the Clifford operator implemented by C are forming a spanning set of $\{Sy \mid Ay = 0, y \in \mathbb{F}_2^m\}$. We demonstrate this statement via the following proposition.

Proposition 5. Let $S = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ be a sequence of *m* Pauli products, J_m be an exchange matrix of size $m \times m$ and let *U* be the Clifford operator associated with the Clifford circuit *C* produced by Algorithm 1 when SJ_m is given as input. Let \tilde{S} be the sequence of Pauli products obtained by conjugating all the Pauli products of *S* by *U*, then $\tilde{\mathcal{X}}J_m \mathbf{y} = \mathbf{0}$ for all \mathbf{y} satisfying $\mathbf{y}^T A^{(SJ_m)} = \mathbf{0}$, where $A^{(SJ_m)}$ is the commutativity matrix associated with SJ_m .

Proof. Let $C^{(i)}$ be the circuit obtained after the *i*th recursive call to Algorithm 1 when SJ_m is given as input, as such $C^{(i)}$ is a diagonalization network for the first i + 1 columns of SJ_m . And let $S^{(i)} = \begin{bmatrix} \mathcal{Z}^{(i)} \\ \mathcal{X}^{(i)} \end{bmatrix}$ be the sequence of Pauli products resulting from conjugating S by the Clifford

operator associated with the circuit $C^{(i)}$. We defined $\boldsymbol{y}^{(i)} \in \mathbb{F}_2^m$ as follows:

$$y_j^{(i)} = \begin{cases} y_j & \text{if } j \le i, \\ 0 & \text{otherwise,} \end{cases}$$
(14)

where $\boldsymbol{y} \in \mathbb{F}_2^m$ satisfies $\boldsymbol{y}^T A^{(\mathcal{S}J_m)} = \boldsymbol{0}$. In the case where i = 0, the equality $\mathcal{X}^{(0)} J_m \boldsymbol{y}^{(0)} = \boldsymbol{0}$ is satisfied because the Pauli product encoded by the first column of $\mathcal{S}^{(0)} J_m$ is diagonal and $y_j^{(0)} = 0$ for all j > 0. More generally, the Pauli product encoded by the *i*th column of $\mathcal{S}^{(i)}J_m$ is diagonal, and so the following holds:

$$\bigoplus_{k \in K} \mathcal{X}_k^{(i)} J_m = A_i^{(\mathcal{S}J_m)} \oplus A_{:,i}^{(\mathcal{S}J_m)}$$
(15)

where $K = \{k \mid \mathbb{Z}_{k,m-i-1}^{(i)} = 1\}$. Here the *i*th column of $A^{(SJ_m)}$ must be added to the *i*th row of $A^{(\mathcal{S}J_m)}$ to form the vector describing how the *i*th Pauli rotation commutes or anticommutes with the other Pauli rotations of the sequence. In this sense, it is a generalization of Equation 8 to the other rows of $A^{(SJ_m)}$. Equation 15 entails

$$\left[\bigoplus_{k\in K} \mathcal{X}_k^{(i)} J_m\right]^T \boldsymbol{y}^{(i)} = \left[A_i^{(\mathcal{S}J_m)} \oplus A_{:,i}^{(\mathcal{S}J_m)}\right]^T \boldsymbol{y}^{(i)}$$
(16)

Moreover, we have $\begin{bmatrix} A_i^{(\mathcal{S}J_m)} \end{bmatrix}^T \boldsymbol{y}^{(i)} = 0$ because $A_{i,j}^{(\mathcal{S}J_m)} = 0$ for all $j \leq i$ and $y_j^{(i)} = 0$ for all j > i. And we also have $\begin{bmatrix} A_{i,i}^{(\mathcal{S}J_m)} \end{bmatrix}^T \boldsymbol{y}^{(i)} = 0$ because $\begin{bmatrix} A_{:,i}^{(\mathcal{S}J_m)} \end{bmatrix}^T \boldsymbol{y}^{(i)} = \begin{bmatrix} A_{:,i}^{(\mathcal{S}J_m)} \end{bmatrix}^T \boldsymbol{y}$ as $A_{j,i}^{(\mathcal{S}J_m)} = 0$ for all j > i and $\left[A_{:,i}^{(\mathcal{S}J_m)}\right]^T \boldsymbol{y} = \boldsymbol{y}^T A_{:,i}^{(\mathcal{S}J_m)} = 0$ by definition. Thus, we proved that the following holds:

$$\left[\bigoplus_{k\in K} \mathcal{X}_k^{(i)} J_m\right]^T \boldsymbol{y}^{(i)} = 0 \tag{17}$$

where $K = \{k \mid \mathcal{Z}_{k,m-i-1}^{(i)} = 1\}.$

Let's assume that $\mathcal{X}^{(i)}J_m \mathbf{y}^{(i)} = \mathbf{0}$, we can then distinguish two cases for the (i+1)th iteration of Algorithm 1. In the case where the (i + 1)th Pauli product of $\mathcal{S}^{(i)}J_m$ is diagonal, the circuit $C^{(i+1)}$ can be obtained from $C^{(i)}$ by appending a {CNOT, S} circuit to it. If the Pauli product encoded by $\mathcal{S}^{(i)}J_m \boldsymbol{y}^{(i)}$ is diagonal, as we assumed, then the Pauli product encoded by the vector $\mathcal{S}^{(i+1)}J_m \boldsymbol{y}^{(i)}$ is also diagonal as no Hadamard gate was appended to $C^{(i)}$ to derive $C^{(i+1)}$ from it. In addition, the (i + 1)th Pauli product of $\mathcal{S}^{(i+1)}J_m$ is also diagonal which imply that the Pauli product encoded by the vector $\mathcal{X}^{(i+1)}J_m \boldsymbol{y}^{(i+1)}$ is diagonal and so $\mathcal{X}^{(i+1)}J_m \boldsymbol{y}^{(i+1)} = \boldsymbol{0}$. Therefore, in such case where the (i + 1)th Pauli product of $\mathcal{S}^{(i)}J_m$ is diagonal, the equality $\mathcal{X}^{(i)}J_m y^{(i)} = \mathbf{0}$ implies that $\mathcal{X}^{(i+1)}J_m \boldsymbol{y}^{(i+1)} = \boldsymbol{0}.$

In the case where the (i + 1)th Pauli product of $\mathcal{S}^{(i)}J_m$ is not diagonal, the circuit $C^{(i+1)}$ can be constructed from $C^{(i)}$ by appending a {CNOT, S} circuit to it and a final Hadamard gate on some qubit j. Let $\hat{C}^{(i+1)}$ be the circuit resulting from appending this {CNOT, S} circuit to $C^{(i)}$, i.e. $\hat{C}^{(i+1)}$ corresponds to the circuit $C^{(i+1)}$ whose last gate, which is a Hadamard gate, has been removed. Let $\hat{\mathcal{S}}^{(i+1)}$ be the sequence of Pauli products obtained by conjugating all the Pauli products of \mathcal{S} by the Clifford operator associated with $\hat{C}^{(i+1)}$. Using the same reasoning as before, if the Pauli product encoded by $\mathcal{S}^{(i)}J_m \boldsymbol{y}^{(i)}$ is diagonal then the Pauli product encoded by the vector $\hat{\mathcal{S}}^{(i+1)}J_m \boldsymbol{y}^{(i)}$ is also diagonal as no Hadamard gate was appended to $C^{(i)}$ to derive $\hat{C}^{(i+1)}$ from it, and so we have $\hat{\mathcal{X}}^{(i+1)}J_m \boldsymbol{y}^{(i)} = \mathbf{0}$.

The circuit $C^{(i+1)}$ can be obtained from $\hat{C}^{(i+1)}$ by appending a Hadamard gate to it on some qubit j. Therefore, $\mathcal{X}_k^{(i+1)} = \hat{\mathcal{X}}_k^{(i+1)}$ for all $k \neq j$, and so

$$\left[\mathcal{X}_{k}^{(i+1)}J_{m}\right]^{T}\boldsymbol{y}^{(i)} = \left[\hat{\mathcal{X}}_{k}^{(i+1)}J_{m}\right]^{T}\boldsymbol{y}^{(i)} = 0$$
(18)

for all $k \neq j$. The (i + 1)th Pauli product of $S^{(i+1)}J_m$ is diagonal which means that the (i + 1)th column of $\mathcal{X}^{(i+1)}J_m$ is equal to **0**, and so the equality holds as well for $\boldsymbol{y}^{(i+1)}$:

$$\left[\mathcal{X}_{k}^{(i+1)}J_{m}\right]^{T}\boldsymbol{y}^{(i+1)} = \left[\mathcal{X}_{k}^{(i+1)}J_{m}\right]^{T}\boldsymbol{y}^{(i)} = 0$$
(19)

for all $k \neq j$. Notice that $j \in K$ where $K = \{k \mid \mathcal{Z}_{k,m-i-1}^{(i+1)} = 1\}$, then from Equation 17 we can infer that

$$\left[\mathcal{X}_{j}^{(i+1)}J_{m}\right]^{T}\boldsymbol{y}^{(i+1)}\oplus\left[\bigoplus_{k\in\hat{K}}\mathcal{X}_{k}^{(i+1)}J_{m}\right]^{T}\boldsymbol{y}^{(i+1)}=0$$
(20)

where $\hat{K} = K \setminus \{j\}$. From Equation 19 we can deduce that the second term of Equation 20 is equal to 0, therefore we have

$$\left[\mathcal{X}_{j}^{(i+1)}J_{m}\right]^{T}\boldsymbol{y}^{(i+1)} = 0$$
(21)

which, when combined with Equation 19, entails $\mathcal{X}^{(i+1)}J_m \mathbf{y}^{(i+1)} = \mathbf{0}$ and concludes the proof of Proposition 5.

We can now demonstrate Theorem 3 on the basis of Proposition 5.

Proof of Theorem 3. Let \mathcal{S}' be as defined in Algorithm 2 and let C be the circuit produced by Algorithm 2 when $\mathcal{S} = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ is given as input. As C is a diagonalization network for $\begin{bmatrix} \mathcal{S}' & \mathcal{S} \end{bmatrix}$ it can be splitted in two subcircuits such that $C = C_1 :: C_2$, where C_1 and C_2 are diagonalization networks for \mathcal{S}' and $\tilde{\mathcal{S}}$ respectively with $\tilde{\mathcal{S}} = \begin{bmatrix} \tilde{\mathcal{Z}} \\ \tilde{\mathcal{X}} \end{bmatrix} = U^{\dagger} \mathcal{S} U$ where U is the Clifford operator associated with C_1 . The number of internal Hadamard gates in C is therefore equal to the number of Hadamard gates in C_2 , proving Theorem 3 can then be done by proving that $h(C_2) = \operatorname{rank}(\tilde{M}) = \operatorname{rank}(A^{(\mathcal{S})})$ where $\tilde{M} = \begin{bmatrix} \tilde{\mathcal{X}} \\ \mathcal{A}^{(\mathcal{S})} \end{bmatrix}$.

The Pauli products encoded in the matrix SJ_m are the same as in S but in reverse order. Consequently we have $A_{i,j}^{(S)} = A_{m-j-1,m-i-1}^{(SJ_m)}$, therefore by reversing the order of the rows and columns of $A^{(SJ_m)}$ and transposing it to obtain a strictly upper triangular matrix we get the matrix $A^{(S)}$:

$$\left[J_m A^{(\mathcal{S}J_m)} J_m\right]^T = A^{(\mathcal{S})} \tag{22}$$

From this we can deduce that

$$A^{(S)} \boldsymbol{y} = \boldsymbol{0}$$

$$\Rightarrow \left[J_m A^{(SJ_m)} J_m \right]^T \boldsymbol{y} = \boldsymbol{0}$$

$$\Rightarrow \quad \boldsymbol{y}^T J_m A^{(SJ_m)} J_m = \boldsymbol{0}$$

$$\Rightarrow \qquad \overline{\boldsymbol{y}}^T A^{(SJ_m)} = \boldsymbol{0}$$
(23)

where $\overline{y} = J_m y$. And based on Proposition 5 we have

$$\begin{aligned}
\tilde{\mathcal{X}} J_m \overline{\mathbf{y}} &= \mathbf{0} \\
\Rightarrow \quad \tilde{\mathcal{X}} \mathbf{y} &= \mathbf{0}
\end{aligned}$$
(24)

Thus, for all $\boldsymbol{y} \in \text{nullspace}(A^{(\mathcal{S})})$ we have $\tilde{\mathcal{X}}\boldsymbol{y} = \boldsymbol{0}$ and therefore $\tilde{M}\boldsymbol{y} = \boldsymbol{0}$, which implies that $h(C_2) = \text{rank}(\tilde{M}) = \text{rank}(A^{(\mathcal{S})})$ and concludes the proof of Theorem 3.

5 Improving the complexity

Algorithm 1 and 2 are taking a sequence of Pauli products \mathcal{S} as input and output a diagonalization network for \mathcal{S} . In order to use these algorithms to minimize the number of Hadamard gates, or internal Hadamard gates, in a circuit C it is then required to first extract from C the sequence of Pauli products \mathcal{S} for which the diagonalization network must be constructed. This procedure can be done with a complexity $\mathcal{O}(nM)$ by using a tableau, where n is the number of qubits and M is the number of gates in C. In this section, we will see how we can merge the extraction of the sequence of Pauli products \mathcal{S} with our algorithms to obtain the desired re-synthesis of C with a complexity of $\mathcal{O}(nM + n^2h)$ instead of $\mathcal{O}(nM + n^2m)$ where m is the number of Pauli products in S and $h \leq m$ is the minimal number of Hadamard gates required to construct a diagonalization network for \mathcal{S} . We first explain our notations related to the tableau representation, commonly used to represent a Clifford operator. In Subsection 5.1 we present an algorithm which performs the re-synthesis of a sequence of Pauli rotations implemented by a given circuit up to a final Clifford operator and with a minimal number of Hadamard gates. Finally, in Subsection 5.2, we present an algorithm which produces a circuit that is a re-synthesis of a given circuit and which implements the same sequence of Pauli rotations but with a minimal number of Hadamard gates and internal Hadamard gates.

The tableau representation. A tableau encodes 2n generators which can be represented by 2n independent Pauli products along with a phase for each one of these Pauli products. We can thus reuse our method of encoding for a sequence of Pauli products S and represent a tableau by a $\lceil s^T \rceil$

block matrix $\mathcal{T} = \begin{bmatrix} \boldsymbol{s}^T \\ \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ of size $(2n+1) \times 2n$ where *n* is the number of qubits. The first row of

 \mathcal{T} corresponds to a vector $\mathbf{s} \in \{0,1\}^{2n}$ which encodes the phases of the generators, the subsequent n rows of \mathcal{T} are forming the submatrix \mathcal{Z} and the last n rows of \mathcal{T} are forming the submatrix \mathcal{X} . The *j*th column of \mathcal{T} is then encoding the *j*th generator: s_j encodes its phase which corresponds to $(-1)^{s_j}$ and $(\mathcal{Z}_{i,j}, \mathcal{X}_{i,j})$ encodes its *i*th Pauli matrix, such that the values (0,0), (0,1), (1,1) and (1,0) are corresponding to the Pauli matrices I, X, Y and Z respectively. The first n columns of \mathcal{T} are encoding the destabilizer generators, whereas the last n columns of \mathcal{T} are encoding the destabilizer generators. The identity tableau \mathcal{T} associated with an empty circuit is such that the matrix $\begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix}$ is forming the identity matrix and $\mathbf{s} = \mathbf{0}$, said otherwise the *i*th stabilizer generator of \mathcal{T} is Z_i and the *i*th destabilizer generator of \mathcal{T} is X_i . The inverse tableau of \mathcal{T} , denoted by \mathcal{T}^{-1} , is the tableau associated with the Clifford operator U^{\dagger} where U is the Clifford operator associated with \mathcal{T} . Analogously, the inverse of a circuit C, denoted C^{-1} , is the circuit obtained from C by replacing every gate G by G^{\dagger} and by reversing the order of its gates. Let \mathcal{S} be a sequence of Pauli products,

Algorithm 3: H-Opt

```
s^T
                                                                                                   \left| \begin{array}{c} \mathcal{Z} \\ \mathcal{X} \end{array} \right|.
     Input: A Clifford+R_Z circuit C and a tableau \mathcal{T} =
     Output: A circuit C_{out} and a tableau \mathcal{T}_{out}, such that C_{out} is a re-synthesis of C and
                       implements the same sequence of Pauli rotations as C up to an initial and final
                       Clifford operator represented by \mathcal{T} and \mathcal{T}_{out}^{-1} respectively.
 1 procedure HOpt(C, \mathcal{T})
           C_{out} \leftarrow new empty circuit
 \mathbf{2}
 3
           foreach gate G \in C do
                 if G is Clifford then
  \mathbf{4}
                       Prepend G^{\dagger} to \mathcal{T}
  \mathbf{5}
                 end
  6
                 if G is a non-Clifford R_{Z_k}(\theta) gate then
  \mathbf{7}
                       if \exists i such that \mathcal{X}_{i,k} = 1 then
  8
                              for each j \in \{j \mid \mathcal{X}_{j,k} = 1\} \setminus \{i\} do
  9
                                    C_{out} \leftarrow C_{out} :: \text{CNOT}_{i,j}
\mathbf{10}
                                   Append \text{CNOT}_{i,j} to \mathcal{T}
\mathbf{11}
                              end
\mathbf{12}
                             if \mathcal{Z}_{i,k} = 1 then
\mathbf{13}
                                    C_{out} \leftarrow C_{out} :: S_i
\mathbf{14}
                                   Append S_i to \mathcal{T}
15
                              end
16
                              C_{out} \leftarrow C_{out} :: H_i
17
                             Append H_i to \mathcal{T}
\mathbf{18}
                        end
19
                        i \leftarrow \text{any value satisfying } \mathcal{Z}_{i,k} = 1
\mathbf{20}
                        \tilde{C} \leftarrow new empty circuit
\mathbf{21}
                        foreach j \in \{j \mid \mathcal{Z}_{i,k} = 1\} \setminus \{i\} do
\mathbf{22}
                            \tilde{C} \leftarrow \tilde{C} :: \text{CNOT}_{j,i}
\mathbf{23}
                       end
\mathbf{24}
\mathbf{25}
                       if s_k = 1 then
                        \tilde{C} \leftarrow \tilde{C} :: X_i
\mathbf{26}
                        end
\mathbf{27}
                       C_{out} \leftarrow C_{out} :: \tilde{C} :: R_{Z_i}(\theta) :: \tilde{C}^{-1}
\mathbf{28}
                 end
29
           end
30
           return (C_{out}, \mathcal{T})
\mathbf{31}
```

Algorithm 4: Internal-H-Opt

Input: A Cliffod $+R_Z$ circuit C.

Output: A circuit that is a re-synthesis of C and which implements the same sequence of Pauli rotations as C with a minimal number of Hadamard gates and internal Hadamard gates.

1 procedure InternalHOpt(C)

- **2** $\mathcal{T} \leftarrow$ new identity tableau
- **3 foreach** Clifford gate $G \in C$ do
- 4 | Prepend G^{\dagger} to \mathcal{T}
- 5 end
- 6 $(\tilde{C}, \tilde{\mathcal{T}}) \leftarrow \mathrm{HOpt}(C^{-1}, \mathcal{T})$
- 7 $C_{\tilde{\tau}} \leftarrow \texttt{CliffordSynthesis}(\tilde{\mathcal{T}})$
- 8 $(C_{out}, \mathcal{T}_f) \leftarrow \texttt{HOpt}(C, \tilde{\mathcal{T}})$
- 9 return $C_{\tilde{\mathcal{T}}} :: C_{out} :: CliffordSynthesis(\mathcal{T}_f^{-1})$

if $\tilde{S} = U^{\dagger}SU$ then we will equivalently say that $\tilde{S} = \mathcal{T}^{-1}S\mathcal{T}$ where \mathcal{T} is the tableau associated with the Clifford operator U.

Let C be a Clifford circuit such that its associated Clifford operator is represented by a tableau \mathcal{T} . If a Clifford gate from the set {CNOT, S, H} is appended to C then the generators of \mathcal{T} can be updated accordingly with $\mathcal{O}(n)$ operations, where n is the number of qubits. The operations to perform on the Pauli products encoded by \mathcal{T} are the same as the one depicted in Figure 1, similar operations can be performed to update the phases associated with the Pauli products in $\mathcal{O}(n)$ [23]. Also, if a Clifford gate from the set {CNOT, S, H} is prepended to C, then \mathcal{T} can also be updated with $\mathcal{O}(n)$ operations [28]. When \mathcal{T} is updated in such manner we will say that we append, or prepend, a gate to \mathcal{T} . As explained in Section 3.3, a Clifford operator, represented by a tableau \mathcal{T} and acting on n qubits, can be implemented over the {X, CNOT, S, H} gate set with a complexity of $\mathcal{O}(n^3)$ and with a minimal number of Hadamard gates by first diagonalizing its stabilizer generators using Algorithm 1, and then finishing its synthesis using only {X, CNOT, S} gates. We use the term CliffordSynthesis to denote this procedure in our algorithms.

5.1 H-Opt algorithm

Consider the algorithm whose pseudo-code is given in Algorithm 3 and which takes a circuit C and a tableau \mathcal{T}_{in} as input, and let S be the sequence of Pauli products associated with the sequence of Pauli rotations implemented by C. This algorithm outputs a circuit C_{out} and a tableau \mathcal{T} such that C_{out} is a re-synthesis of C and implements the same sequence of Pauli rotations as C up to an initial and final Clifford operator represented by \mathcal{T}_{in} and \mathcal{T}_{out}^{-1} respectively.

Algorithm 3 is composed of a loop iterating over the gates of C and which contains two distinct cases: either the current gate G is a Clifford gate or it is not. If G is Clifford gate then G^{\dagger} is prepended into \mathcal{T} . If G is a non-Clifford $R_{Z_i}(\theta)$ gate then we must compute the Pauli rotation that should be appended to C_{out} . To do so we can first compute which Pauli rotation is actually being implemented by C by pulling all the Clifford gates preceding G through the Pauli rotation $R_{Z_i}(\theta)$. The Pauli rotation obtained is then $UR_{Z_i}(\theta)U^{\dagger}$ where U is the Clifford operator associated with the Clifford circuit composed of all the Clifford gates preceding G. Then, to be appended into C_{out} , the Pauli rotation must also be propagated through the initial tableau \mathcal{T}_{in} , we will denote Vthe Clifford operator associated with \mathcal{T}_{in} . Finally, the Pauli rotation must be propagated through all the Clifford gates that are in C_{out} so far, we denote W the associated Clifford operator. The Pauli rotation to append to the circuit C_{out} is therefore $W^{\dagger}V^{\dagger}UR_{Z_i}(\theta)U^{\dagger}VW$. We can notice that the Clifford operator $U^{\dagger}VW$ is in fact associated with the tableau \mathcal{T} . Indeed, \mathcal{T} is initially equal to \mathcal{T}_{in} , the inverse Clifford gates that are preceding G in C has been prepended to \mathcal{T} and the Clifford gates that are in C_{out} so far has been appended to \mathcal{T} . The Pauli operator P satisfying $R_P(\theta) = W^{\dagger}V^{\dagger}UR_{Z_i}(\theta)U^{\dagger}VW$ is therefore the *i*th stabilizer generator of \mathcal{T} , which is encoded by the *i*th column of \mathcal{T} .

The Pauli rotation $R_P(\theta)$ can then be implemented by first performing the synthesis of a Clifford operator U such that $U^{\dagger}R_P(\theta)U$ is diagonal, and then by performing the synthesis of a Clifford operator V satisfying $V^{\dagger}U^{\dagger}R_P(\theta)UV = R_{Z_i}(\theta)$, for some qubit i. The Clifford operator V can be synthesized using only $\{X, \text{CNOT}\}$ gates as $U^{\dagger}R_P(\theta)U$ is diagonal, this is done in Algorithm 3 by constructing the circuit \tilde{C} . Once the operators U and V have been implemented, the gate $R_{Z_i}(\theta)$ can be appended to the circuit. The operator V^{\dagger} does not necessarily need to be implemented, but it is actually implemented in Algorithm 3 to avoid additional operations that would be required to update the tableau \mathcal{T} . We should not treat the operator U^{\dagger} the same way as it would increase the number of Hadamard gates in the circuit, U^{\dagger} is therefore not implemented in Algorithm 3 and the tableau \mathcal{T} is updated accordingly by appending the gates realizing the implementation of U to it. Note that the method utilized to implement U is the same as the one in Algorithm 1, which uses exactly one Hadamard gate when P is not diagonal. It follows from the results in Section 3 that Algorithm 3 can be used to solve the H-Opt problem for $\tilde{S} = \mathcal{T}_{in}^{-1} \mathcal{S} \mathcal{T}_{in}$. More concretely, by removing all the non-Clifford R_Z gates from the circuit produced by Algorithm 3 we obtain a diagonalization network which solves the H-Opt problem for \tilde{S} .

Let C' and C'_{out} be the Clifford circuits obtained by removing all the non-Clifford R_Z gates from C and C_{out} respectively, and let $C_{\mathcal{T}_{in}}$ be a Clifford circuit whose Clifford operator is associated with the tableau \mathcal{T}_{in} . In the end of Algorithm 3, the tableau \mathcal{T} is associated with the Clifford operator implemented by the circuit $C_{\mathcal{T}} = C'^{-1} :: C_{\mathcal{T}_{in}} :: C'_{out}$. As C_{out} implements the sequence of Pauli rotations associated with $\tilde{S} = \mathcal{T}_{in}^{-1} S \mathcal{T}_{in}$ up to a final Clifford operator implemented by C'_{out} , it follows that $C_f = C_{\mathcal{T}_{in}} :: C_{out} :: C_{\mathcal{T}}^{-1}$ is a re-synthesis of C and implements the same sequence of Pauli rotations as C. If the input tableau \mathcal{T}_{in} is the identity tableau, or can be implemented with no Hadamard gates, and if $C_{\mathcal{T}}$ is implemented with a minimal number of Hadamard gates using the procedure described in Section 3.3, then C_f is a re-synthesis of C which implements the same sequence sequence of Pauli rotations with a minimal number of Hadamard gates.

Complexity analysis. The main loop of Algorithm 3 is performing M iterations where M is the number of gates in the input circuit. At each iteration, if the current gate is a Clifford gate then it is prepended to \mathcal{T} which is done in $\mathcal{O}(n)$ operations, where n is the number of qubits in the input circuit. If the current gate is a non-Clifford $R_{Z_k}(\theta)$ gate then the algorithm append $\mathcal{O}(n)$ gates to C_{out} . In the case where the kth stabilizer generator of \mathcal{T} is not diagonal then a subset of these gates are appended to \mathcal{T} which takes $\mathcal{O}(n)$ operations for each gates. This happens exactly h times where h is the number of Hadamard gates in the output circuit C_{out} , which implies a cost of $\mathcal{O}(n^2h)$ operations. Thus, the overall complexity of Algorithm 3 is $\mathcal{O}(nM + n^2h)$.

5.2 Internal-H-Opt algorithm

Algorithm 4 is based on the procedure explained in Section 4 and utilized by Algorithm 2 to synthesize a diagonalization network for a sequence of Pauli products with a minimal number of internal Hadamard gates. It takes a Clifford+ R_Z circuit C as input and outputs a circuit which is a re-synthesis of C and which implements the same sequence of Pauli rotations as C with a minimal

number of Hadamard gates and internal Hadamard gates.

As explained in Section 4, in order to solve the Internal-H-Opt problem for a sequence of m Pauli products S it is necessary to find a Clifford operator U that minimizes rank (\tilde{M}) where $\tilde{M} = \begin{bmatrix} \tilde{\mathcal{X}} \\ A^{(\mathcal{S})} \end{bmatrix}$, $A^{(\mathcal{S})}$ is the commutativity matrix associated with \mathcal{S} and $\tilde{\mathcal{S}} = \begin{bmatrix} \tilde{\mathcal{Z}} \\ \tilde{\mathcal{X}} \end{bmatrix} = U^{\dagger} \mathcal{S} U$. We proved that the Clifford operator associated with the circuit produced by Algorithm 1 when SJ_m , where J_m is an exchange matrix of size $m \times m$, is given as input is satisfying this property. Let \mathcal{S} be a sequence of m Pauli products associated with the sequence of Pauli rotations implemented by a Clifford $+R_Z$ circuit C, then the Clifford operator U described above can be computed by the HOpt procedure described in Algorithm 3. To do so, the circuit C^{-1} and the tableau \mathcal{T} must be given as input to the HOpt procedure, such that \mathcal{T} is the tableau associated with the Clifford operator implemented by the circuit C'^{-1} where C' is the Clifford circuit obtained by removing all the non-Clifford R_Z gates of C. The circuit C^{-1} is provided so that the Pauli rotations are processed in reversed order by the HOpt procedure. For the tableau \mathcal{T} , it must be provided because the circuit C^{-1} does not necessarily implements the same sequence of Pauli rotations as C, however the circuit $C' :: C^{-1}$ do implement the same sequence of Pauli rotations as the circuit C. We can be convinced by this fact by noticing that the Clifford operator formed by all the Clifford gates preceding a non-Clifford gate in C is the same as the Clifford operator formed by all the Clifford gates preceding the corresponding non-Clifford gate in $C' :: C^{-1}$. Then, as shown in Section 5.1, when the HOpt procedure is executed with C^{-1} and \mathcal{T} as parameters, it will produce a circuit \tilde{C} and a tableau $\tilde{\mathcal{T}}$ associated with the Clifford operator implemented by the circuit $C' :: C'^{-1} :: \tilde{C}'$. which is equivalent to the circuit \tilde{C}' , and where \tilde{C}' is the Clifford circuit obtained by removing all the non-Clifford R_Z gates from \tilde{C} . The circuit \tilde{C}' then solves the H-Opt problem for $\mathcal{S}J_m$, and is an implementation of the Clifford operator associated with the tableau $\tilde{\mathcal{T}}$. From the results of Section 4, it follows that if $\tilde{\mathcal{S}} = \begin{bmatrix} \tilde{\mathcal{Z}} \\ \tilde{\mathcal{X}} \end{bmatrix} = \tilde{\mathcal{T}}^{-1} \mathcal{S} \tilde{\mathcal{T}}$ then $\operatorname{rank}(\tilde{M}) = \operatorname{rank}(A^{(\mathcal{S})})$ where $\tilde{M} = \begin{bmatrix} \tilde{\mathcal{X}} \\ A^{(\mathcal{S})} \end{bmatrix}$.

Algorithm 4 then performs the synthesis of the Clifford operator associated with \mathcal{T} with a minimal number of Hadamard gates, the Clifford circuit $C_{\tilde{\mathcal{T}}}$ obtained will be the initial Clifford circuit of the circuit produced by Algorithm 4. The algorithm then calls a second time the HOpt procedure with C and $\tilde{\mathcal{T}}$ given as parameters in order to implement the sequence of Pauli rotations associated with $\tilde{\mathcal{S}}$ with a minimal number of internal Hadamard gates and up to a final Clifford circuit. The tableau $\tilde{\mathcal{T}}$ must be given as input so that the sequence of Pauli rotations implemented is the one associated with the sequence of Pauli products $\tilde{\mathcal{S}}$ and not \mathcal{S} . The procedure HOpt will then produce a circuit C_{out} and a tableau \mathcal{T}_f such that C'_{out} is solving the H-Opt problem for $\tilde{\mathcal{S}}$ and \mathcal{T}_f is associated with the Clifford operator implemented by $C_f = C'^{-1} :: C_{\tilde{\mathcal{T}}} :: C'_{out}$, where C' and C'_{out} are the circuits obtained by removing all the non-Clifford R_Z gates from C and C_{out} respectively. We can then deduce that $C_{\tilde{\mathcal{T}}} :: C_{out} :: C_f^{-1}$ is implementing the same sequence of Pauli rotations as C and the Clifford operator formed by all the Clifford gates of this circuit is the same as the Clifford operator formed by all the Clifford gates of Pauli rotations with a minimal number of Hadamard gates and internal Hadamard gates.

Complexity analysis. Let h be the number of Hadamard gates within the circuit produced by Algorithm 4, and let n be the number of qubits in C. The algorithm performs two calls to the HOpt procedure for C^{-1} and C respectively, which both contains M gates. The first call, with C^{-1} given as input, will produce a circuit which contains \tilde{h} number of Hadamard gates, such that $\tilde{h} \leq h$. The second call, with C given as input, will produce a circuit which contains a number of

Hadamard gates that is equal to the number of internal Hadamard gates in the circuit produced by Algorithm 4, and which is therefore less than or equal to h. Hence, these two calls to Algorithm 3 have a cost of $\mathcal{O}(nM + n^2h)$ operations. The procedure CliffordSynthesis is also called two times, which induces a cost of $\mathcal{O}(n^3)$ operations. Thus, the overall complexity of Algorithm 4 is $\mathcal{O}(nM + n^2h + n^3)$, which corresponds to $\mathcal{O}(nM + n^2h)$ in the typical case where h > n.

Note that the two calls to the CliffordSynthesis procedure can be avoided if the objective is to minimize the number of internal Hadamard gates in the circuit and not the number of Hadamard gates. Indeed, the first call to the HOpt procedure will produce a circuit \tilde{C} and a tableau \mathcal{T} such that \mathcal{T} is associated with the Clifford operator implemented by \tilde{C}' where \tilde{C}' is obtained by removing all the non-Clifford R_Z gates from \tilde{C} . Performing the synthesis of \mathcal{T} will therefore produce a circuit that is equivalent to \tilde{C}' . Consequently, instead of calling the procedure CliffordSynthesis, an equivalent circuit could be obtained by constructing \tilde{C}' which can be done with $\mathcal{O}(nM)$ operations as \tilde{C} contains $\mathcal{O}(nM)$ gates. Of course, the drawbacks of this method are that \tilde{C}' may not contain an optimal number of Hadamard gates and that the worst-case complexity would be greater than $\mathcal{O}(n^3)$ in the case where $M > n^2$. The second call to CliffordSynthesis can also be avoided in a similar manner. Indeed, \mathcal{T}_f is associated with the Clifford operator implemented by $C_f = C'^{-1} :: C_{\tilde{\tau}} :: C'_{out}$, where C' and C'_{out} are the circuits obtained by removing all the non-Clifford R_Z gates from C and C_{out} respectively. The circuit C_f can then be constructed in $\mathcal{O}(nM)$ as the circuits C'^{-1} , $C_{\tilde{\mathcal{T}}}$ and C'_{out} all contain $\mathcal{O}(nM)$ gates. Thus, we can design an algorithm which produces a circuit \hat{C} with a complexity of $\mathcal{O}(nM + n^2h)$, even in the case where h < n, and such that \hat{C} is a re-synthesis of a Clifford $+R_Z$ circuit C and implements the same sequence of Pauli rotations as C but with a minimal number of internal Hadamard gates.

6 Benchmarks

We compare the performances of Algorithm 4, the InternalHOpt procedure, to the moveH procedure presented in Reference [10] and which has a complexity of $\mathcal{O}(M^2)$ where M is the number of gates in the input circuit. Note that the moveH procedure does not include the T gates reduction method of Reference [10] based on spider nest identities and which is normally performed once the number of Hadamard gates have been reduced. The moveH procedure applies a sequence of rewriting rules on the circuit with the aim of reducing the number of internal Hadamard gates. During this process the number of T gates may also be reduced, which modifies the sequence of Pauli rotations implemented by the circuit. This can then lead to a better reduction in the number of internal Hadamard gates than the one obtained when only the InternalHOpt procedure is performed. Which is why, in order to better exploit the InternalHOpt procedure, it can be helpful to first execute an algorithm which can reduce the number of T gates in the circuit quickly and efficiently. The T-count reduction algorithms that are closest to these requirements are the provided in Reference [8] and in Reference [7], these two algorithms have in fact been proven to be equivalent [29]. The method used in these algorithms consists in merging the Pauli rotations in the sequence that are equivalent and that are not separated by another Pauli rotation with which they anticommute. We implemented the algorithm provided in Reference [8] such that it is not increasing the number of gates in the circuit in order to not increase the execution time of the InternalHOpt procedure. This procedure, which we refer to as TMerge, has a complexity of $\mathcal{O}(nM+nm^2)$ where n is the number of qubits, M is the number of gates in the input circuit and m is the number of Pauli rotations. If the T gates reduction rules used in the moveH subroutine is only consisting in merging two adjacent R_Z gates together, then we can infer that the number of T gates in the circuit after moveH procedure has been performed is always higher or equal to the number of

Circuit	InternalHOpt			$\texttt{TMerge} \ [8] + \texttt{InternalHOpt}$			moveH [10]		
	$\overline{H ext{-count}}$	T-count	Time (s)	$\overline{H ext{-count}}$	T-count	Time (s)	<i>H</i> -count	T-count	Time (s)
Tof ₃	2	21	0.00	2	15	0.00	2	15	0.00
Tof_4	4	35	0.00	4	23	0.00	4	23	0.00
Tof ₅	6	49	0.00	6	31	0.00	6	31	0.00
Tof_{10}	16	119	0.00	16	71	0.00	16	71	0.00
Barenco Tof ₃	3	28	0.00	3	16	0.00	3	16	0.00
Barenco Tof ₄	7	56	0.00	7	28	0.00	7	28	0.00
Barenco Tof ₅	11	84	0.00	11	40	0.00	11	40	0.00
Barenco Tof ₁₀	31	224	0.00	31	100	0.01	31	100	0.00
Mod54	0	28	0.00	0	8	0.00	0	8	0.00
VBE Adder ₃	4	70	0.00	4	24	0.00	4	24	0.00
CSLA MUX ₃	6	70	0.00	6	62	0.00	6	62	0.00
CSUM MUX ₉	12	196	0.00	12	84	0.01	12	84	0.00
QCLA Com ₇	18	203	0.00	18	95	0.01	18	95	0.00
QCLA Mod ₇	58	413	0.00	58	237	0.02	58	237	0.00
QCLA $Adder_{10}$	25	238	0.00	25	162	0.01	25	162	0.00
Adder ₈	41	399	0.00	37	173	0.02	41	215	0.01
Mod Adder ₁₀₂₄	304	1995	0.00	304	1011	0.12	304	1011	0.06
RC Adder ₆	10	77	0.00	10	47	0.00	10	47	0.00
Mod Red ₂₁	10	119	0.00	10	73	0.00	10	73	0.00
Mod Mult ₅₅	3	49	0.00	3	35	0.00	3	35	0.00
$GF(2^4)$ Mult	0	112	0.00	0	68	0.00	0	68	0.00
$GF(2^5)$ Mult	0	175	0.00	0	115	0.00	0	115	0.00
$GF(2^6)$ Mult	0	252	0.00	0	150	0.01	0	110	0.00
$GF(2^7)$ Mult	0	343	0.00	0	217	0.01	0	217	0.00
$GF(2^8)$ Mult	0	448	0.00	0	264	0.02	0	264	0.01
$GF(2^9)$ Mult	0	440 567	0.00	0	$\frac{204}{351}$	0.04	0	$\frac{204}{351}$	0.02
$GF(2^{10})$ Mult	0	501 700	0.00	0	410	0.03 0.07	0	410	0.03
$GF(2^{16})$ Mult	0	1700 1792	0.00	0	1040	0.07	0	1040	0.04
$GF(2^{32})$ Mult $GF(2^{32})$ Mult	0	7168	$0.01 \\ 0.05$	0	$1040 \\ 4128$	$0.43 \\ 7.19$	0	$1040 \\ 4128$	0.14
$GF(2^{64})$ Mult $GF(2^{64})$ Mult	0	28672	$0.05 \\ 0.19$	0	4128 16448	125.07	0	4128 16448	0.98 7.46
$GF(2^{128})$ Mult $GF(2^{128})$ Mult	0	114688	$0.19 \\ 1.20$	0	65664	2294.64	0	$10448 \\ 65664$	60.47
$GF(2^{256})$ Mult $GF(2^{256})$ Mult	-		1.20 8.22	-			-		
$GF(2^{512})$ Mult $GF(2^{512})$ Mult	0	458752		0	262400	41474.34	0	262400	2922.20
(/	0	1835008	53.85	-	-	-	0	1049088	59186.15
Adder ₁₀₂₄	2044	14322	3.57	2044	8184	31.08	2046	8184	6.12
Adder ₂₀₄₈	4092	28658	18.98	4092	16376	179.07	4094	16376	25.69
Adder ₄₀₉₆	8188	57330	90.46	8188	32760	1182.67	8190	32760	131.11
DEFAULT	11936	62720	13.72	11936	39744	39.33	12030	39744	1602.60
$Shor_4$	9780	68320	0.21	5010	17052	5.91	9829	22514	77.52
Shor ₈	69759	489741	1.74	35585	121341	158.91	69759	163827	6895.79
$Shor_{16}$	537630	3755115	15.80	312274	1042881	2821.94	-	-	-
$Shor_{32}$	4173389	29622691	172.98	387103	1303156	24150.54	-	-	-

Table 1: Comparison of different methods for the optimization of the number of internal Hadamard gates. The H-count corresponds to the number of internal Hadamard gates. A blank entry indicates that the execution couldn't be carried out in less than a day.

T gates in the circuit after the TMerge procedure has been performed; this is corroborated by the results of our benchmarks.

We evaluate the different methods on a set of commonly used circuits which were obtained from Reference [30] and Reference [31]. We extended the set of circuits over which the benchmarks are performed by adding larger quantum circuit to better test the scalability of the different approach on various types of circuits. We added large adders circuits which are performing an addition over two registers of size 1024, 2048 and 4096 qubits, the implementation of these circuits is based on Reference [32]. We also added a circuit, given in Reference [33], that is an implementation of the block cipher DEFAULT. Finally, we added quantum circuits implementing the modular exponentiation part of Shor's algorithm for number factoring over 4, 8, 16 and 32 bits.

The TMerge and InternalHOpt procedures were implemented with the Rust programming language, while the moveH procedure was extracted from the implementation realized in Haskell by the authors of the method [34]. Our implementation of the InternalHOpt procedure used for the benchmarks is publicly available [35], along with the circuits used in the benchmarks and which have a reasonable size. The operations performed by the InternalHOpt algorithm mostly consist in bitwise operations between vectors in order to update the tableau. Thus, our algorithm can greatly benefits from SIMD (Same Instruction Multiple Data) instructions which enable the simultaneous execution of some of these bitwise operations. This have for example been used in the CHP stabilizer circuit simulator [23]. We also exploit this concept in our implementation of the InternalHOpt procedure by using 256 bit wide Advanced Vector Extensions (AVX).

Benchmarks analysis. The results of our benchmarks are presented in Table 1. We can notice that the InternalHOpt procedure outperforms the moveH procedure in term of execution time on some circuits of large size. For instance, the $Shor_{32}$ circuit was optimized in 173 seconds by the InternalHOpt procedure while the two other methods did not succeed in optimizing the circuit in less than a day. However, the InternalHOpt procedure alone does not always achieve the best results in the number of internal Hadamard gates. For the set of circuits and methods considered, the method achieving the best results in term of internal Hadamard gates is the TMerge+ InternalHOpt approach. Indeed, the TMerge + InternalHOpt approach always leads to a number of internal Hadamard gates that is lower or equal to the numbers obtained by the moveH procedure. This fact also holds for the number of T gates. However, for some circuits, the performances of the moveH procedure and the TMerge + InternalHOpt approach are similar with respect to the H-count and T-count metrics, but the execution time of the moveH procedure is much lower. This is notably the case for the adder circuits of large size. These adder circuits have a low depth and a high number of qubits, which is far from the ideal case for TMerge + InternalHOpt approach since the complexity of both procedures is dependent on the number of qubits. On the contrary, the moveH procedure is not affected by the number of qubits as it has a complexity of $\mathcal{O}(M^2)$ where M is the number of gates within the circuit. This explains why the moveH procedure is competitive for these adder circuits and has an execution time that is close to the one of the InternalHOpt procedure.

Another series of circuits for which the moveH procedure is much faster than the TMerge + InternalHOpt approach are the " $GF(2^n)$ Mult" circuits. This behaviour can be explained by analyzing the structure of the " $GF(2^n)$ Mult" circuits and the design of the TMerge algorithm. The " $GF(2^n)$ Mult" circuits are all implementing a sequence of Pauli rotations that are mutually commuting, which is why no internal Hadamard gate is required for these circuits. In the worst case, for every pair of Pauli rotations, the TMerge procedure will check whether two Pauli rotations commute or not. This routine, which seems unnecessary in the case where we know that the Pauli rotations are all mutually commuting, is particularly expensive for the " $GF(2^n)$ Mult" circuits for which n is high since the number of Pauli rotations increases drastically with respect to n.

Outlook. Our primary motivation for optimizing the number of internal Hadamard gate is to foster the minimization of T-gates. Conversely, our benchmarks show that optimizing the number of Tgate leads to better minimization in the number of internal Hadamard gates. This interdependence between the T-count and H-count minimization problems could lead us to think that a second round of T-count optimization followed by a H-count optimization could lead to a lower number of internal Hadamard gates. Our investigations on that second round of optimization have not be fruitful as we did not succeed in reducing the number of internal Hadamard gates below the numbers obtained by the TMerge + InternalH0pt approach. It seems that once the TMerge procedure has been performed, it becomes difficult to modify the underlying sequence of Pauli rotations in such a way that it enables further reduction in the number of internal Hadamard gates. Our conclusion here is only based on some of our tests, more investigations with a wide variety of T-count optimizers should be performed to know whether or not this second round of optimization could lead to an improvement in the number of internal Hadamard gates.

Two lines of investigations on how to perform the optimization of internal Hadamard gates more efficiently can be drawn out from these benchmarks. Firstly, the TMerge procedure is outperformed, with respect to the execution time, by the moveH procedure on some circuits such as the "GF(2^n) Mult" circuits, can the complexity of the TMerge procedure be improved so that it is more competitive on these circuits? Secondly, is it possible to design an algorithm similar to the moveH procedure, so that it has approximatively the same execution time, but which systematically obtains the same number of T gates as the TMerge procedure and which optimally minimizes the number of internal Hadamard gates in the resulting sequence of Pauli rotations as done by the InternalHOpt procedure?

7 Conclusion

We presented an algorithm to realize the synthesis of a sequence of Pauli rotations over the $\{X, \text{CNOT}, S, H, R_Z\}$ gate set using a minimal number of Hadamard gates and with a time complexity of $\mathcal{O}(n^2m)$, in the typical case where $n \leq m$, and where n is the number of qubits and m is the number of Pauli rotations. A closely related problem is to optimize a Clifford+ R_Z circuit so that the sequence of Pauli rotations it is implementing contains a minimal number of internal Hadamard gates, where a Hadamard gate is called internal if it is comprised between the first and last non-Clifford R_Z gates of the circuit. Solving this problem is important to improve the efficiency and scalability of algorithms minimizing the number of non-Clifford R_Z gates such as T-count optimizers, and to minimize the additional cost that comes with the Hadamard gates gadgetization procedure. In Reference [10], the authors raised the question of whether this problem is solvable in $\mathcal{O}(M^2 \text{poly} \log(M))$ time where M is the number of gates in the input circuit. We answer this question positively, in the case where $n \leq M/\sqrt{h}$ and for a fixed sequence of Pauli rotations by providing an algorithm solving this problem with a time complexity of $\mathcal{O}(nM + n^2h)$ where n is the number of gates in the input circuit and h is the number of Hadamard gates within the optimized circuit.

Our algorithms are optimal for a given sequence of Pauli rotations, however there may exist other sequences of Pauli rotations, associated with the same operator, which could be implemented with fewer Hadamard gates. An open problem is to find a sequence of Pauli rotations \mathcal{S} implementing a given unitary gate up to a Clifford operator such that rank $(A^{(\mathcal{S})})$ is minimal, where $A^{(\mathcal{S})}$ is the commutativity matrix associated with \mathcal{S} as defined in Section 3. Should there exist an algorithm solving this problem in reasonable time, then it could be used in conjunction with our algorithms to implement a unitary gate over the Clifford+ R_Z gate set with a minimal number of internal Hadamard gates.

Acknowledgments

We acknowledge funding from the Plan France 2030 through the projects NISQ2LSQ ANR-22-PETQ-0006 and EPIQ ANR-22-PETQ-007.

References

- Matthew Amy, Dmitri Maslov, and Michele Mosca. Polynomial-time T-depth optimization of Clifford+ T circuits via matroid partitioning. *IEEE Transactions on Computer-Aided Design* of Integrated Circuits and Systems, 33(10):1476–1489, 2014.
- [2] David Gosset, Vadym Kliuchnikov, Michele Mosca, and Vincent Russo. An algorithm for the T-count. Quantum Information & Computation, 14(15-16):1261–1276, 2014.
- [3] Nabila Abdessaied, Mathias Soeken, and Rolf Drechsler. Quantum Circuit Optimization by Hadamard Gate Reduction. In Shigeru Yamashita and Shin-ichi Minato, editors, *Reversible Computation*, pages 149–162, Cham, 2014. Springer International Publishing.
- [4] Matthew Amy and Michele Mosca. T-count optimization and Reed-Muller codes. IEEE Transactions on Information Theory, 65(8):4771–4784, 2019.
- [5] Yunseong Nam, Neil J Ross, Yuan Su, Andrew M Childs, and Dmitri Maslov. Automated optimization of large quantum circuits with continuous parameters. *npj Quantum Information*, 4(1):1–12, 2018.
- [6] Luke E Heyfron and Earl T Campbell. An efficient quantum compiler that reduces T count. Quantum Science and Technology, 4(1):015004, 2018.
- [7] Aleks Kissinger and John van de Wetering. Reducing the number of non-Clifford gates in quantum circuits. *Physical Review A*, 102(2):022406, 2020.
- [8] Fang Zhang and Jianxin Chen. Optimizing T gates in Clifford+T circuit as $\pi/4$ rotations around Paulis. arXiv preprint arXiv:1903.12456, 2019.
- [9] Niel de Beaudrap, Xiaoning Bian, and Quanlong Wang. Techniques to Reduce $\pi/4$ -Parity-Phase Circuits, Motivated by the ZX Calculus. arXiv preprint arXiv:1911.09039, 2019.
- [10] Niel de Beaudrap, Xiaoning Bian, and Quanlong Wang. Fast and Effective Techniques for T-Count Reduction via Spider Nest Identities. In 15th Conference on the Theory of Quantum Computation, Communication and Cryptography (TQC 2020), volume 158, pages 11:1–11:23, 2020.
- [11] Anthony Munson, Bob Coecke, and Quanlong Wang. AND-gates in ZX-calculus: spider nest identities and QBC-completeness. arXiv preprint arXiv:1910.06818, 2019.
- [12] Michele Mosca and Priyanka Mukhopadhyay. A polynomial time and space heuristic algorithm for T-count. Quantum Science and Technology, 7(1):015003, 2021.

- [13] Sergey Bravyi and Alexei Kitaev. Universal quantum computation with ideal Clifford gates and noisy ancillas. *Physical Review A*, 71(2):022316, 2005.
- [14] Héctor Bombín and Miguel Angel Martin-Delgado. Quantum measurements and gates by code deformation. Journal of Physics A: Mathematical and Theoretical, 42(9):095302, 2009.
- [15] Clare Horsman, Austin G Fowler, Simon Devitt, and Rodney Van Meter. Surface code quantum computing by lattice surgery. New Journal of Physics, 14(12):123011, 2012.
- [16] Sergey Bravyi and David Gosset. Improved classical simulation of quantum circuits dominated by Clifford gates. *Physical review letters*, 116(25):250501, 2016.
- [17] Sergey Bravyi, Dan Browne, Padraic Calpin, Earl Campbell, David Gosset, and Mark Howard. Simulation of quantum circuits by low-rank stabilizer decompositions. *Quantum*, 3:181, 2019.
- [18] Hammam Qassim, Hakop Pashayan, and David Gosset. Improved upper bounds on the stabilizer rank of magic states. *Quantum*, 5:606, 2021.
- [19] Aleks Kissinger and John van de Wetering. Simulating quantum circuits with ZX-calculus reduced stabiliser decompositions. *Quantum Science and Technology*, 2022.
- [20] Aleks Kissinger, John van de Wetering, and Renaud Vilmart. Classical simulation of quantum circuits with partial and graphical stabiliser decompositions. *arXiv preprint arXiv:2202.09202*, 2022.
- [21] Gadiel Seroussi and Abraham Lempel. Maximum likelihood decoding of certain Reed-Muller codes (corresp.). *IEEE Transactions on Information Theory*, 29(3):448–450, 1983.
- [22] Michael J Bremner, Richard Jozsa, and Dan J Shepherd. Classical simulation of commuting quantum computations implies collapse of the polynomial hierarchy. *Proceedings of the Royal* Society A: Mathematical, Physical and Engineering Sciences, 467(2126):459–472, 2011.
- [23] Scott Aaronson and Daniel Gottesman. Improved simulation of stabilizer circuits. Physical Review A, 70(5):052328, 2004.
- [24] Matthew Amy, Parsiad Azimzadeh, and Michele Mosca. On the controlled-NOT complexity of controlled-NOT-phase circuits. *Quantum Science and Technology*, 4(1):015002, 2018.
- [25] Dmitri Maslov and Martin Roetteler. Shorter stabilizer circuits via Bruhat decomposition and quantum circuit transformations. *IEEE Transactions on Information Theory*, 64(7):4729–4738, 2018.
- [26] Timothée Goubault de Brugière, Simon Martiel, and Christophe Vuillot. A graph-state based synthesis framework for Clifford isometries. arXiv preprint arXiv:2212.06928, 2022.
- [27] Vivien Vandaele, Simon Martiel, and Timothée Goubault de Brugière. Phase polynomials synthesis algorithms for NISQ architectures and beyond. *Quantum Science and Technology*, 7(4):045027, 2022.
- [28] Craig Gidney. Stim: a fast stabilizer circuit simulator. Quantum, 5:497, 2021.
- [29] Will Simmons. Relating Measurement Patterns to Circuits via Pauli Flow. arXiv preprint arXiv:2109.05654, 2021.

- [30] Matthew Amy. Feynman. https://github.com/meamy/feynman.
- [31] Dmitri Maslov. Reversible Logic Synthesis Benchmarks page. http://webhome.cs.uvic.ca/ ~dmaslov. Accessed February 2023.
- [32] Yasuhiro Takahashi, Seiichiro Tani, and Noboru Kunihiro. Quantum addition circuits and unbounded fan-out. *Quantum Information & Computation*, 10(9):872–890, 2010.
- [33] Kyungbae Jang, Anubhab Baksi, Jakub Breier, Hwajeong Seo, and Anupam Chattopadhyay. Quantum Implementation and Analysis of DEFAULT. Cryptology ePrint Archive, Paper 2022/647, 2022. https://eprint.iacr.org/2022/647.
- [34] Xiaoning Bian. STOMP-code. https://github.com/onestruggler/stomp-code/tree/ 8df4f46228c2f413e0cf5f8b6d25c20b6460fc0e.
- [35] https://github.com/VivienVandaele/quantum_circuit_optimization, 2023.

A Diagonalization network synthesis example


In this section we provide a detailed execution example of Algorithm 1 which performs the synthesis of a diagonalization network for a given sequence of Pauli products. Let S be the sequence of Pauli products given as input to Algorithm 1 and defined as follows:

$$S = \begin{bmatrix} \mathcal{Z} \\ \mathcal{X} \end{bmatrix} = \begin{pmatrix} 1 & 1 & 1 & 0 \\ 0 & 1 & 0 & 1 \\ 0 & 1 & 0 & 0 \\ \hline 1 & 0 & 1 & 1 \\ 0 & 1 & 1 & 0 \\ 0 & 0 & 1 & 1 \end{pmatrix}$$


The algorithm starts by diagonalizing the Pauli product represented by the first column of S. This is done by inserting a S gate in the circuit followed by a Hadamard gate on the first qubit. The matrix S encoding the sequence of Pauli products is updated by performing the operations associated with the S and H gates, as depicted in Figure 1. Then, the first column is removed from the matrix and the algorithm performs a recursive call on the updated matrix.



This time, the first column of the lower matrix has a Hamming weight greater than one. Therefore, the algorithm inserts a CNOT gate acting on the first and second qubits of the circuit to reduce the Hamming weight of the first column of the lower matrix to one. The Pauli product encoded by the first column can then be diagonalized by inserting a S gate and a Hadamard gate on the first qubit. Then, the matrix is updated, the first column is removed from the matrix and the algorithm performs a recursive call.




Again, the first column of the lower matrix has a Hamming weight greater than one. This time two CNOT gates must be inserted in the circuit to reduce it to one. After that, a Hadamard gate is inserted to diagonalize the Pauli product encoded by the first column.



Finally, the Pauli product encoded by the remaining column is already diagonal. Therefore, the algorithm simply removes the column from the matrix. The matrix is then empty so the algorithm terminates by returning the constructed circuit, which is a diagonalization network for the sequence of Pauli products encoded by S.

We can then insert {CNOT, R_Z } subcircuits in the appropriate places to implement the sequence of Pauli rotations associated with S up to a final Clifford circuit. The following figure shows an example of a possible circuit obtained after this procedure.



The commutativity matrix $A^{(S)}$ associated with S is

$$A^{(\mathcal{S})} = \left(\begin{array}{rrrr} 0 & 1 & 0 & 1 \\ 0 & 0 & 1 & 1 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{array}\right)$$

As stated by Theorem 1, we can notice that the number of Hadamard gates in the circuit produced by Algorithm 1 is equal to $\operatorname{rank}(M)$ where $M = \begin{bmatrix} \mathcal{X} \\ A^{(S)} \end{bmatrix}$.