Article Dans Une Revue WSEAS Transactions on Systems Année : 2004

A new concept of a mono-dimensional SIMD/MIMD parallel architecture based in a content addressable memory

Domingo Torres
  • Fonction : Auteur
Hervé Mathias
Hassan Rabah
Serge Weber

Résumé

A new concept of parallel architecture for image processing is presented in this paper. Named LAPMAM (Linear array processors with Multi-mode Access Memory), this architecture, for a 512 x 512 image, has 512 processors and four memory planes each of 512² memory modules. One important characteristic of this architecture is its memories modules that allow different access modes: RAM, FIFO, normal CAM and interactive CAM. This particular memory and a linear structure of RISC processors are combined with a tree interconnection network to obtain very efficient 1-d architecture suitable for real time image processing. The processor works in SIMD mode and allows a restricted MIMD mode without requiring a great hardware complexity. A hardware simulation of an architecture prototype has been accomplished to test its performance in low and intermediate level vision tasks. The performance of the LAPMAM is compared with that of different architectures.

Fichier principal
Vignette du fichier
A_new_concept_of_a_mono_dimensional_SIMD.pdf (140.82 Ko) Télécharger le fichier
Origine Fichiers produits par l'(les) auteur(s)
Licence

Dates et versions

hal-03983748 , version 1 (11-02-2023)

Licence

Identifiants

  • HAL Id : hal-03983748 , version 1

Citer

Domingo Torres, Hervé Mathias, Hassan Rabah, Serge Weber. A new concept of a mono-dimensional SIMD/MIMD parallel architecture based in a content addressable memory. WSEAS Transactions on Systems, 2004, 3 (4), pp.1757-1762. ⟨hal-03983748⟩
82 Consultations
146 Téléchargements

Partager

  • More