

Study of threshold voltage extraction from room temperature down to 4.2 K on 28 nm FD-SOI CMOS technology

Quentin Berlingard, Jose Lugo-Alvarez, Maryline Bawedin, Lauriane Contamin, Philippe Galy, Silvano de Franceschi, Tristan Meunier, Maud Vinet, Fred Gaillard, Mikaël Cassé

▶ To cite this version:

Quentin Berlingard, Jose Lugo-Alvarez, Maryline Bawedin, Lauriane Contamin, Philippe Galy, et al.. Study of threshold voltage extraction from room temperature down to 4.2 K on 28 nm FD-SOI CMOS technology. Solid-State Electronics, 2022, 194, pp.108325. 10.1016/j.sse.2022.108325. hal-03974969

HAL Id: hal-03974969 https://hal.science/hal-03974969v1

Submitted on 22 Jul 2024

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Study of threshold voltage extraction from room temperature down to 4.2K on 28nm FD-SOI CMOS technology

Quentin Berlingard^{1,2*}, Jose Lugo-Alvarez¹, Maryline Bawedin², Lauriane Contamin¹, Philippe Galy³, Silvano De Franceschi⁴, Tristan Meunier⁵, Maud Vinet¹, Fred Gaillard¹ and Mikaël Cassé¹

¹CEA-LETI, Univ. Grenoble Alpes, 38000, Grenoble, France

²Univ. Grenoble Alpes, Univ. Savoie Mont Blanc, CNRS, Grenoble INP, IMEP-LAHC, 38000 Grenoble, France

³STMicroelectronics, 38000 Grenoble, France

⁴CEA-IRIG, Univ. Grenoble Alpes, 38000 Grenoble, France

⁵Univ. Grenoble Alpes, CNRS, Institut Néel, 38000 Grenoble, France

*Corresponding author: quentin.berlingard@cea.fr

Abstract – This paper aims to benchmark the threshold voltage extraction at cryogenic temperature. It presents two DC and for the first time one RF methods to extract the threshold voltage down to 4.2K for channel lengths down to 28 nm. Measurements are performed on CMOS transistors integrated in 28nm Fully Depleted Silicon-On-Insulator (FDSOI). First, two methods based on DC measurement are explained: the constant-current and the second derivative technique. Besides, the gatechannel capacitance derivative method based on RF measurements is presented. Finally, we discuss and compare the advantages and limits of these different methods.

Keywords - Threshold voltage extraction, FDSOI, CryoCMOS, cryogenic RF measurements

I. INTRODUCTION

Nowadays, with the development of electronics for aerospace or the control and read-out in quantum computing [1][2], many different circuits are designed to work at cryogenic temperature such as Low Noise Amplifiers (LNA) [3], or Voltage-Controlled Oscillators (VCO) [4]. The threshold voltage is a key parameter to design circuits with CMOS transistors. This voltage physically corresponds to the transition from weak inversion, where the inversion charge is exponentially dependant on the gate voltage V_{GS}, to strong inversion regime, where the inversion charge varies linearly with V_{GS} [5]. The transistor geometry induces variation in the threshold voltage: small transistors are subject to short channel effects and Drain Induced Barrier Lowering (DIBL) [5]. This transition voltage depends on the measurement temperature: at low temperature, it shifts to higher absolute values with a sensitivity around 0.5 to 1mV/K [6][7]. Whereas for bulk MOSFETs, the shift is explained by the temperature dependence of the Fermi level in the silicon channel, in FDSOI it is mainly due to the Fermi-Dirac distribution [5]. Therefore, it is important to define an accurate and physical extraction of the threshold voltage valid down to deep cryogenic temperature. FDSOI circuits appear as a very promising choice for cryogenic applications, thanks to their high electrostatic integrity, their

low variability and the threshold voltage control through the back gate [6][8–10]. Here, we study the extraction of the threshold voltage of CMOS transistors fabricated in 28nm FDSOI UTBB technology from STMicroelectronics [11]. We analyse, test and compare three different extraction methods using DC and RF measurements down to 4.2K.

II. EXPERIMENTS

We measured short and long NMOS transistors connected on common source configuration, fabricated in 28nm FDSOI technology, with an equivalent oxide thickness EOT of 1.1 nm [6]. Measurements were performed on a Lakeshore EMTTP4 cryogenic probe station between 300K and 4.2K. The whole set-up is presented in [12] along with the measurement protocol. We performed both DC and RF measurements on the same devices, using RF probes in Ground-Signal-Ground (GSG) configuration and bias tees.

There are many different methods to extract the threshold voltage with DC measurement [13]. This paper focuses on the constant current method [14] and on the second derivative technique [15] because they correspond to the threshold voltage condition $C_{\rm inv}=C_{\rm ox}$ in FDSOI transistors, with $C_{\rm ox}=\frac{\varepsilon_{\rm ox}}{t_{\rm ox}}$ and $C_{\rm inv}$ the derivative of the inversion charge with respect to the surface potential [16][17].

a. CONSTANT-CURRENT METHOD

The constant-current method is often used in industry due to its straightforward application. The threshold voltage is extracted by taking the gate voltage for which a given fixed drain current level is reached. This critical drain current value is usually arbitrarily chosen in moderate inversion. Here as a first approximation, we chose [14]:


$$I_{d,const,300K} = \left(\frac{W}{L}\right) \times 10^{-7} \left[A\right] \tag{1}$$

However, if this value is independent of the temperature, it will not guarantee the same V_{th} condition within the temperature range [18]. In ref. [18], the author proposed to

use instead a Temperature-dependent criterion, to ensure a constant inversion charge Q_{inv} at inversion:

$$I_{d,const,T} = \left(\frac{T}{300}\right)^{1.6} I_{d,const,300K}$$
 (2)

where T is the temperature in K. Figure 1 presents the $I_d(V_g)$ curves for different temperatures, and the corresponding $I_{d,const,T}$ criteria.






Figure 1. DC drain current versus gate voltage. The dotted lines correspond to the constant current value and to the threshold voltage at 300K. The extraction points of the threshold voltage are marked with a cross. (a) For device of L=300nm and W=20 μ m. (b) For device of L=28nm and W=20 μ m.

The limits of this method are the choice of the initial constant drain current $I_{d,const,300K}$ and the fact that the formula (2) is only accurate in the ohmic regime. According to [13], $I_{d,const,300K}$ is different depending on the condition chosen to determine the threshold voltage. For the small device on figure 1 (b), the curves at 4K exhibit a lower V_{th} than the one at 50K or 100K. This is due to Subthreshold behaviour which exhibits tunnelling through defects [19].

b. SECOND DERIVATIVE METHOD

The second derivative method consists in deriving twice the drain current with respect to the gate voltage. This method can be understood by considering an ideal transistor. In an ideal transistor, the drain current is equal to zero for $V_g < V_{th}$, and becomes proportional to V_g for $V_g > V_{th}$. Under these assumptions, the first derivative of the drain current with respect to the gate voltage is a Heaviside function $\theta(V_g-V_{th})$. Therefore, the second derivative is infinite when $V_g = V_{th}$. With a real transistor, this second derivative will not be infinite but it will reach a maximum at $V_g = V_{th}$, as it can be seen in Figure 2.




Figure 2. Derivative of the DC transconductance g_m with respect to the gate voltage versus gate voltage. The dotted lines correspond to gate voltage when dg_m/dV_g is maximum (i.e. to V_{th}) (a) For device of L=300nm and W=20 μ m. (b) For device of L=28nm and W=20 μ m.

Figure 2 (b) shows the limitations of this extraction method related to the measurement noise, which is amplified by the second derivative. In the short transistors, there are fewer carriers and the recombination centres are less active. Indeed, it leads to inaccurate value of threshold voltage. According to the measurement, the uncertainty is $\pm 0.01 \text{V}$ for the large transistor and $\pm 0.05 \text{V}$ for the small one.

c. RF EXTRACTION METHOD

Mathematically, the transition point between the weak inversion regime, where Q_{inv} is exponentially dependent of V_g , and the strong inversion regime, where Q_{inv} is linear with V_g , is given by the maximum of second derivative of Q_{inv} with respect to V_g [16]. It is equal to the maximum of the first derivative of the gate-to-channel capacitance C_{GC} with respect to V_g :

$$\max_{Vg} \left(\frac{d^2 Q_{inv}}{dV_g^2} \right) = \max_{Vg} \left(\frac{dC_{gc}}{dV_g} \right)$$
 (3)

In RF measurements, this capacitance is evaluated by the gate capacitance C_{gg} , given as follows:

$$C_{gg} = C_{gd} + C_{gs} = \frac{lm(Y_{11})}{2\pi f}$$
 (4)

Where f is the frequency and Y_{11} is the input admittance on the transistor gate [20] measured with the Vector Network Analyser (VNA). The gate capacitance (C_{gg}) is mainly due to the channel capacitance (C_{gc}) contribution and increases with the inversion charge. The gate capacitance and its derivative with respect to gate voltage are presented in Figure 3.




Figure 3. (a) and (b) Gate capacitance averaged between 1 to 5 GHz versus the gate voltage. (c) and (d) Derivative of the gate capacitance with respect to the gate voltage. The dotted lines correspond to gate voltage when dC_{gg}/dV_g is maximum (i.e. to V_{th}). (a) and (c) For device of L=300nm and W=20 μ m. (b) and (d) For device of L=28nm and W=20 μ m.

The limits of this method is the measurement noise introduced by the first derivative. The advantages regarding the other extraction techniques are two-fold: it is independent of series resistance and of transport properties of the channel carriers. The second advantage is the accuracy of this method. The errors bar is $\pm 0.01 \text{V}$ for all measured transistors and temperature. It is low compared to the DC methods, as shown in Figure 4. and 5. Even if there are parasitic capacitance contributions, the transition between weak and strong inversion leads to a net change in the capacitance value (Figure 2 (b)) and to a precise maximum for the derived capacitance (Figure 2 (d)). Thus, the threshold voltage can also be performed on very small gate area with a good accuracy.

III. RESULTS AND DISCUSSION

As shown in Figure 4. and Table 1. for relatively long devices, we see that all the methods present a similar variation of the threshold voltage with respect to the temperature decrease, differing only by a shift smaller than 80mV. On the other hand, for small devices (Fig.5 and Table 2), the CC method diverges from the other ones below 50K. The second derivative and the RF capacitance methods present similar variation.

The temperature sensitivity of V_{th} is 0.3-0.4mV/K from 300K to 100K. Below 100K the threshold voltage tends to saturates as reported for other technologies [7].

The shift between Vth values given by the different methods can be explained as RF capacitance method is purely based on a charge variation, whereas the DC ones are mediated by the current.




Figure 4. Threshold voltage extracted by different methods as a function of temperature (V_d =100mV and V_{BG} =0V). For device of L=300nm and W=20 μ m

Temp.	CC	SD	RF capa.
300K	0.37 ± 0.01V	0.46 ± 0.01V	0.41 ± 0.01V
200K	0.42 ± 0.02V	0.5 ± 0.01V	0.44 ± 0.01V
100K	0.47 ± 0.02V	0.56 ± 0.01V	0.49 ± 0.01V
50K	0.49 ± 0.02V	0.58 ± 0.01V	0.51 ± 0.01V
4.2K	0.50 ± 0.02V	0.57 ± 0.01V	0.52 ± 0.01V

Table 1. Threshold voltage values for different extraction methods and different temperature. (CC = Constant Current method with temperature correction, SD = Second Derivative method and RF capa. = gate capacitance channel derivative method). For device of L=300nm and W=20 μ m




Figure 5. Threshold voltage extracted by different methods as a function of temperature (V_d =100mV and V_{BG} =0V). For device of L=28nm and W=20 μ m.

Temp.	CC	SD	RF capa.
300K	0.32 ± 0.01V	0.39 ± 0.02V	0.37 ± 0.01V
200K	0.36 ± 0.02V	0.43 ± 0.05V	$0.4 \pm 0.01 V$
100K	0.39 ± 0.02V	0.47 ± 0.03V	0.45 ± 0.01V
50K	0.4 ± 0.03V	0.48 ± 0.02V	0.46 ± 0.01V
4.2K	0.38 ± 0.05V	0.48 ± 0.02V	0.46 ± 0.01V

Table 2. Threshold voltage values for different extraction methods and different temperature. (CC = Constant Current method with temperature correction, SD = Second Derivative method and RF capa. = gate capacitance channel derivative method). For device of L=28nm and W=20 μ m

IV. CONCLUSION

In this work, we presented three different methods under interest at low temperature to extract the threshold voltage. We highlighted that the RF extraction method is the most performant one at cryogenic temperature because it is insensitive to the series resistance, still valid at cryogenic temperature and can be performed on every transistor sizes.

V. ACKNOWLEDGEMENTS

The authors are grateful to Labex MINOS of French ANR ANR-10-LABX-55-01. The authors acknowledge Spintec and especially Cécile GREZES, Aurélie KANDAZOGLOU and Laurent VILA for their help with the experimental setup. This work benefited from the facilities and expertise of the OPE)N(RA characterization platform of FMNT (FR 2542,fmnt.fr) supported by CNRS, Grenoble INP and UGA. We would like also to thank STMicroelectronics for 28nm FDSOI samples delivery.

VI. REFERENCES

- [1] J. Van Dijk *et al.*, "Cryo-CMOS for Analog / Mixed-Signal Circuits and Systems," 2020.
- [2] B. Patra *et al.*, "Cryo-CMOS Circuits and Systems for Quantum Computing Applications," *IEEE J. Solid-State Circuits*, vol. 53, no. 1, pp. 309–321, 2018, doi: 10.1109/JSSC.2017.2737549.
- [3] M. Li *et al.*, "Design and fabrication of cryogenic low noise amplifier in low RF band," *2007 Int. Conf. Microw. Millim. Wave Technol. ICMMT '07*, pp. 8–11, 2007, doi: 10.1109/ICMMT.2007.381398.
- [4] H. O. Gulec and M. B. Yelten, "A cryogenic LC VCO utilizing cryogenic models of active devices," *Proc. 2019 6th Int. Conf. Electr. Electron. Eng. ICEEE 2019*, pp. 220–

- 224, 2019, doi: 10.1109/ICEEE2019.2019.00049.
 [5] J. G. Fossum and V. P. Trivedi, Fundamentals of ultra—thin—body MOSFETs and finFETs, vol. 9781107030. 2011.
 [6] B. C. Paz et al., "Variability Evaluation of 28nm FD-SOI Technology at Cryogenic Temperatures down to 100mK for Quantum Computing," Dig. Tech. Pap. Symp. VLSI Technol., vol. 2020-June, pp. 7–8, 2020, doi: 10.1109/VLSITechnology18217.2020.9265034.
 [7] A. Beckers et al., "Physical Model of Lowerature to Cryogenic Threshold Voltage in MOSFETs," IEEE J. Electron Devices Soc., vol. 8, no. March, pp. 780–788, 2020, doi: 10.1109/JEDS.2020.2989629.
- [8] L. Nyssens *et al.*, "28-nm FD-SOI CMOS RF Figures of Merit down to 4.2 K," *IEEE J. Electron Devices Soc.*, vol. 8, no. December 2019, pp. 646–654, 2020, doi: 10.1109/JEDS.2020.3002201.
- [9] B. Cardoso Paz *et al.*, "Performance and Low-Frequency Noise of 22-nm FDSOI down to 4.2 K for Cryogenic Applications," *IEEE Trans. Electron Devices*, vol. 67, no. 11, pp. 4563–4567, 2020, doi: 10.1109/TED.2020.3021999. [10] S. Bonen *et al.*, "Cryogenic characterization of 22-nm FDSOI CMOS technology for quantum computing ICs," *IEEE Electron Device Lett.*, vol. 40, no. 1, pp. 127–130, 2019, doi: 10.1109/LED.2018.2880303.
- [11] N. Planes *et al.*, "28nm FDSOI technology platform for high-speed low-voltage digital applications," *Dig. Tech. Pap. Symp. VLSI Technol.*, vol. 33, no. 4, pp. 133–134, 2012, doi: 10.1109/VLSIT.2012.6242497.
- [12] Q. Berlingard *et al.*, "RF performances at cryogenic temperatures of inductances integrated in a FDSOI technology," *2021 Jt. Int. EUROSOI Work. Int. Conf. Ultim. Integr. Silicon, EuroSOI-ULIS 2021*, pp. 6–9, 2021, doi: 10.1109/EuroSOI-ULIS53016.2021.9560178.
- [13] A. Ortiz-Conde *et al.*, "Revisiting MOSFET threshold voltage extraction methods," *Microelectron. Reliab.*, vol. 53, no. 1, pp. 90–104, 2013, doi:
- 10.1016/j.microrel.2012.09.015.
- [14] M. Tsuno *et al.*, "Physically-based threshold voltage determination for MOSFET's of all gate lengths," *IEEE Trans. Electron Devices*, vol. 46, no. 7, pp. 1429–1434, 1999, doi: 10.1109/16.772487.
- [15] H. S. Wong *et al.*, "Modeling of transconductance degradation and extraction of threshold voltage in thin oxide MOSFET's," *Solid State Electron.*, vol. 30, no. 9, pp. 953–968, 1987, doi: 10.1016/0038-1101(87)90132-8.
- [16] T. Rudenko *et al.*, "Special Features of the Back-Gate Effects in Ultra-Thin Body SOI MOSFETs," pp. 323–339, 2011, doi: 10.1007/978-3-642-15868-1_18.
- [17] T. Poiroux *et al.*, "Multiple gate devices: Advantages and challenges," *Microelectron. Eng.*, vol. 80, no. SUPPL., pp. 378–385, 2005, doi: 10.1016/j.mee.2005.04.095.
- [18] A. Bazigos *et al.*, "An adjusted constant-current method to determine saturated and linear mode threshold voltage of MOSFETs," *IEEE Trans. Electron Devices*, vol. 58, no. 11, pp. 3751–3758, 2011, doi: 10.1109/TED.2011.2164080.
- [19] H. Bohuslavskyi *et al.*, "Cryogenic Subthreshold Swing Saturation in FD-SOI MOSFETs Described With Band Broadening," *IEEE Electron Device Lett.*, vol. 40, no. 5, pp. 784–787, 2019, doi: 10.1109/LED.2019.2903111.
- [20] D. M. Pozar, Microwave engineering, Fourth edi. 2011.