Systemc model of a MPEG-2 DVB-T bit-rate measurement architecture for FPGA implementation - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2013

Systemc model of a MPEG-2 DVB-T bit-rate measurement architecture for FPGA implementation

Fichier non déposé

Dates et versions

hal-03938768 , version 1 (13-01-2023)

Identifiants

Citer

C. Tanougast, Y. Berviller, C. Mannino, Hassan Rabah, M. Janiaut, et al.. Systemc model of a MPEG-2 DVB-T bit-rate measurement architecture for FPGA implementation. Proceedings. 15th IEEE International Workshop on Rapid System Prototyping, 2004., Jun 2013, Geneva, Italy. pp.157-163, ⟨10.1109/IWRSP.2004.1311111⟩. ⟨hal-03938768⟩
3 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More