



HAL
open science

Elucidation of electric characteristics for P and N type polycrystalline silicon vertical thin film transistors

Peng Zhang, Emmanuel Jacques, Regis Rogel, Laurent Pichon, Olivier Bonnaud

► **To cite this version:**

Peng Zhang, Emmanuel Jacques, Regis Rogel, Laurent Pichon, Olivier Bonnaud. Elucidation of electric characteristics for P and N type polycrystalline silicon vertical thin film transistors. *Journal of Physics D: Applied Physics*, 2022, 55 (49), pp.495109. 10.1088/1361-6463/ac9a58 . hal-03890187

HAL Id: hal-03890187

<https://hal.science/hal-03890187>

Submitted on 1 Mar 2023

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution - NonCommercial 4.0 International License

Elucidation of electric characteristics for P and N type polycrystalline silicon vertical thin film transistors

Peng Zhang^a, Emmanuel Jacques^b, Régis Rogel^b, Laurent Pichon^b, Olivier Bonnaud^b

Dr. Peng Zhang

a) College of Integrated Circuit Science and Engineering, Nanjing University of Posts and Telecommunications, Nanjing 210023, P. R. China

Electronic mail: zp@njupt.edu.cn

Dr. Emmanuel Jacques, Dr. Régis Rogel, Prof. Laurent Pichon, Prof. Olivier Bonnaud

b) Département OASiS (Organic And Silicon Systems), Institut d'Electronique et des Technologies du numéRique, Université de Rennes 1, 35042 Rennes Cedex, France

Abstract

P and N type polycrystalline silicon has been applied in thin film transistors for driving all kinds of displays, and for building up CMOS-like circuits. For one aspect, the high driving current is required, which is usually achieved by improving field effect mobility of the active layer. For another aspect, balanced electrical characteristics are required for achieving

1
2
3
4 CMOS-like logic circuits. In this article, in order to increase driving current,
5
6 P and N type polycrystalline silicon vertical thin film transistors (TFTs)
7
8 configuration is proposed that can get rid of the strict requirement of the
9
10 field effect mobility in order to increase the driving current. In addition,
11
12 the balanced electrical properties are demonstrated for P and N type
13
14 vertical TFTs, which are elucidated by the density of states (DOS)
15
16 calculations. The simple SPICE modelling indicates the potential
17
18 application in CMOS inverter based on our vertical TFTs.
19
20
21
22
23
24
25
26

27 Key Words: polycrystalline silicon, vertical thin film transistor,
28
29 complementary circuits, density of states
30
31
32
33
34
35
36
37

38 Introduction

39
40 Polycrystalline silicon has been applied in a variety of domains, such as in
41
42 solar cells [1], near-infrared photodetectors [2], low-cost electrical circuits
43
44 [3, 4], and so on. Polycrystalline silicon has also been widely employed as
45
46 the active layer of thin film transistors (TFTs) [5, 6], which are adopted as
47
48 the switching transistor and the driving transistor in active matrix liquid
49
50 crystal display (AMLCD) [7], active matrix organic light-emitting diode
51
52 (AMOLED) display [8], electrophoretic display (EPD) [9]. The advantage
53
54 of applying polycrystalline silicon TFTs for driving transistors lies in its
55
56
57
58
59
60

1
2
3
4 high driving capability, which is usually achieved by increasing grain sizes
5
6 through methods such as excimer laser annealing (ELA) [10], metal-
7
8 induced lateral crystallization (MILC) [11]. However, these two methods
9
10 have their own shortcomings. A more common approach is adopting the
11
12 solid phase crystallization (SPC) method, with a maximum temperature of
13
14 600°C [12]. Aiming to further increase the driving current, polycrystalline
15
16 silicon vertical TFTs were proposed with a higher channel width/length
17
18 ratio, while source/drain are positioned at the bottom and on top of the
19
20 configuration, as shown in figure 1. In figure 1, P+ and N+ stand for P type
21
22 heavily-doped polycrystalline silicon layer and N type heavily-doped
23
24 polycrystalline silicon layer, which works in P type vertical TFT and N type
25
26 vertical TFT, respectively. The channel length is defined by the barrier
27
28 layer thickness between source and drain, and the channels are positioned
29
30 on the sidewalls that are formed by dry etching. Note that, after patterning,
31
32 there are two teeth in schematic figure 1, which owns four sidewalls, and
33
34 correspondingly, there are four channels on the four sidewalls, which
35
36 function as multi-gate TFTs that helps to further increase the drive current.
37
38 This article deals with the electrical characterizations of the symmetric P
39
40 and N type polycrystalline silicon vertical TFTs, and uses density of states
41
42 (DOS) to elucidate the electrical parameters of P and N type polycrystalline
43
44 silicon vertical TFTs. In addition, a simple SPICE modelling is proposed
45
46 to show the potential application of CMOS logic gates.
47
48
49
50
51
52
53
54
55
56
57
58
59
60

Device Fabrication

Our work is based on a 600°C fabrication process, which is compatible with special glass substrates, such as Corning 1737 glass substrates, and further work can be on the reduction of processing temperature by other techniques, such as the plasma enhanced chemical vapor deposition (PECVD) technique. In the primary study, silicon wafers were employed to guarantee the endurance of a high processing temperature. The P and N type polycrystalline silicon vertical TFTs were fabricated by a five-mask process, and polycrystalline silicon layers were formed by a low pressure chemical vapor deposition (LPCVD) method followed by a solid phase crystallization (SPC) step at 600°C for 12 hours. In addition, a P type or N type polycrystalline silicon layer was formed by *in situ* doping, where silane SiH₄ gas flow was injected accompanied by diborane B₂H₆ or phosphine PH₃ precursor. The five-mask fabrication process is carried out as follows:

(1) Initially, two-inch (100) silicon wafers were adopted as the substrates, which are cleaned by standard RCA cleaning steps. After that, thick silicon oxide layers were deposited on the wafer substrates by using the atmospheric pressure chemical vapor deposition (APCVD) method. Afterward, four different layers were sequentially deposited, including a P type or N type heavily-doped polycrystalline silicon layer by LPCVD and

1
2
3
4 SPC, a 100 nm silicon oxide layer deposited by APCVD, a 1 μm thick
5
6 undoped polycrystalline silicon layer by LPCVD and SPC, and another P
7
8 type or N type heavily doped polycrystalline silicon layer. For the four
9
10 layers stacking, the combination of a thin SiO_2 layer and thick undoped
11
12 polycrystalline silicon layer worked as the barrier layer, the thin SiO_2 layer
13
14 was adopted in order to ease the dry etching process due to the high etching
15
16 selectivity between SiO_2 and polycrystalline silicon, and the thick undoped
17
18 polycrystalline silicon layer was employed to guarantee a high channel
19
20 length in order to minimize short channel effects.
21
22
23
24
25

26
27 (2) The four layers' stacking is dry etched by reactive ion etching (RIE),
28
29 with a low pressure of 1 mTorr, a high power of 50 Watts, and a gas flow
30
31 of 10 sccm using SF_6 as an etchant. As a result, physical bombardment
32
33 dominates over chemical erosion during the RIE process, in order to form
34
35 continuous sidewalls for active layer deposition.
36
37
38

39
40 (3) After that, another RIE process is carried out, the partial etching reaches
41
42 the bottom heavily-doped polycrystalline silicon layer, with the aid of a
43
44 laser interferometer, in order to discriminate source and drain.
45
46
47

48 (4) Thereafter, a 150 nm thick undoped polycrystalline silicon thin film is
49
50 deposited by LPCVD and SPC, and the RIE process is carried out to pattern
51
52 the active layer on the sidewalls.
53
54

55 (5) After that, another RCA cleaning step is carried out, in order to
56
57 eliminate most of the defects at the active layer/gate oxide layer interface.
58
59
60

1
2
3
4 Then, a 70 nm thick gate oxide layer is deposited by APCVD, followed by
5
6 a densification process at 600°C for 12 hours. Thereafter, the fourth mask
7
8 is used to form contact holes for the source and drain.
9
10

11 (6) Finally, a thick aluminum layer is deposited by thermal evaporation and
12
13 patterned by the fifth mask to form source, drain and gate contact pads.
14
15

16
17 For complexity of the fabrication process for vertical TFT, it needs four
18
19 layers' stacking for vertical configuration, in contrast, to our state of art
20
21 lateral TFT, it needs only two layers' stacking of doped and undoped
22
23 polysilicon. For masks numbers, our vertical TFT needs 5-mask process,
24
25 while for lateral TFT, it only needs 4-mask process. The vertical TFT
26
27 shows higher complexity in comparison to lateral TFT. However, the
28
29 scaling capability can be large in comparison to the lateral TFT. In fact, for
30
31 vertical TFT and lateral TFT with the same area of $30\lambda^2$ (λ is design rule)
32
33 that are designed in our laboratory, the W/L can be 36 times larger for
34
35 vertical TFT, which shows its higher driving capability. For the chosen
36
37 multi-tooth vertical TFT, the channel width/length ratio is 80 μm /1.1 μm ,
38
39 and all the characterizations were carried out by an Agilent B1500
40
41 semiconductor parameter analyzer in ambient air.
42
43
44
45
46
47
48
49
50
51

52 53 Results and discussion

54
55 After fabrication, the polycrystalline silicon vertical TFTs were
56
57 electrically characterized, and figure 2(a) shows the transfer characteristics
58
59
60

for P and N type vertical TFTs at different drain-source voltages. For P type vertical TFTs, drain-source voltage is -1 V, -100 mV, or -10 mV, and for N type vertical TFTs, drain-source voltage is 1 V, 100 mV, or 10 mV. The deduced electrical parameters are shown in Table 1. The threshold voltage V_{th} and effective mobility μ_{eff} were deduced from the following current formula:

$$I_{ds} = \frac{W}{L} C_{ox} \mu_{eff} (V_{gs} - V_{th} - \frac{1}{2} V_{ds}) V_{ds} \quad (1)$$

Where W/L is the channel width/length ratio, C_{ox} is the gate capacitance per unit area, V_{gs} and V_{ds} are gate-source voltage and drain-source voltage, respectively. The V_{th} is extracted by the extrapolation of I_{ds} - V_{gs} relationship, the intercept on the V_{gs} axis is approximately the threshold voltage V_{th} , while the mobility μ_{eff} can be extracted from the slope of I_{ds} - V_{gs} relationship (transconductance g_m) by the following relationship:

$$g_m = \frac{\partial I_{ds}}{\partial V_{gs}} = \frac{W}{L} \mu_{eff} C_{ox} V_{ds} \quad (2)$$

given that W/L , C_{ox} , and V_{ds} are known. Note that, additionally to short channel effects (SCEs), DIBL can be considered, even with a large channel length of 1.1 μm and a small drain-source voltage of less than 0.1 V. Indeed, for polycrystalline silicon vertical TFTs, the carrier concentration of channel layer is low due to the trapping effect of carriers at the grain boundaries, the depletion widths of the source and drain junctions are relatively large. Therefore, the depletion regions of drain and source

1
2
3
4 junctions conjoint with a relatively large channel length and lower drain
5
6 voltage.
7

8
9 The electrical parameters were listed in Table 1. Several conclusions
10 can be drawn: (1) for different V_{ds} , the electrical parameters are almost the
11 same, except that the transconductance g_m is proportional to the V_{ds} , and
12 the I_{on}/I_{off} reduces at larger V_{ds} for N type vertical TFTs, However, for P
13 type vertical TFTs, I_{on}/I_{off} are almost the same for different V_{ds} . Therefore,
14 the short channel effects are more serious for N type vertical TFTs when
15 V_{ds} increases to 1V; (2) for P type vertical TFTs, the threshold voltage is
16 approximately -16V, and for N type vertical TFTs, the threshold voltage is
17 approximately 11V, while the flat band voltage is approximately -3V for
18 both P and N type vertical TFTs (taken approximately as the gate voltage
19 at the minimum drain current I_{ds}). The nearly same deep trap density can
20 also be verified by the nearly same subthreshold slope, which is 2.1 V/dec
21 for P type vertical TFT and 2.4 V/dec for N type vertical TFT; (3) the
22 effective mobility is approximately $3.1 \text{ cm}^2/\text{V}\cdot\text{s}$ for P type vertical TFTs,
23 while it is approximately $5 \text{ cm}^2/\text{V}\cdot\text{s}$ for N type vertical TFTs, indicating
24 the shallow trap density of N type vertical TFT is slightly smaller than the
25 P type vertical TFT, as slightly more free carriers contribute to the transport.
26 The deep and shallow trap density will be further elucidated by density of
27 states (DOS) calculation, which will be shown later. In order to eliminate
28 the short channel effects, the smaller V_{ds} is adopted. In the following
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

calculations, the V_{ds} is always set to be -10 mV for P type vertical TFTs, and 10 mV for N type vertical TFTs. Nevertheless, symmetric parameters were obtained. The symmetric parameters are mainly due to that the fabrication processes of P and N type vertical TFTs are in the same run with the same device structure. The vertical configuration adopts the same etching conditions to achieve the sidewalls, and the similar active layers are deposited on the sidewalls.

The device is operating at a high gate voltage of $\pm 25V$, which can be reduced by adopting a different gate dielectric layer with high gate capacitance and large equivalent oxide layer thickness, which can be achieved by reducing gate oxide layer thickness and adopting high dielectric constant materials, or by using electric double layer electrolyte.

Prior to the DOS calculation, the contact resistance should be considered, as it may affect the apparent electrical parameters and DOS accuracy. The contact resistance can be calculated by a simple relationship:

$$R_{total} = R_{contact} + \frac{L}{WC_{ox}\mu_{eff}} \cdot \frac{1}{V_{gs} - V_{th}} \quad (3)$$

As shown in figure 2(b) and 2(c), the contact resistance of P and N type vertical TFTs are demonstrated. The calculated mobility is the intrinsic mobility without contact resistance. For P type vertical TFT, the contact resistance is approximately 1553 Ω , and the deduced effective mobility that eliminates contact resistance is approximately 3.5 $cm^2/V \cdot s$. For N type vertical TFT, the contact resistance is approximately 363 Ω , and the

1
2
3
4 deduced effective mobility that eliminates contact resistance is
5
6 approximately $5 \text{ cm}^2/\text{V}\cdot\text{s}$. The deduced effective mobilities for this method
7
8 are a little larger than the nominal effective mobilities by the extrapolation
9
10 method, which are $3.1 \text{ cm}^2/\text{V}\cdot\text{s}$ for P type vertical TFT and $4.7 \text{ cm}^2/\text{V}\cdot\text{s}$ for
11
12 N type vertical TFT. In order to show the accuracy of the deduced contact
13
14 resistances, a derivative transfer line method (TLM) based on varied
15
16 channel widths W of $20 \text{ }\mu\text{m}$, $40 \text{ }\mu\text{m}$, $80 \text{ }\mu\text{m}$ and fixed channel length of 1.1
17
18 μm has been studied. As shown in figure 2(d) and 2(e), due to the total
19
20 resistance is inversely proportional to the channel width W , the deduced
21
22 contact resistances are negative, which indicates that the contact
23
24 resistances are negligible. Considering that the contact resistance is much
25
26 smaller than the total resistance, and the effective mobilities can fit quite
27
28 well, the contact resistance should not greatly affect the electrical
29
30 parameters. In addition, in order to accurately evaluate the threshold
31
32 voltage, the second-derivative method [13] is adopted, as shown in figure
33
34 2(f) and 2(g). Even though the large noise, the threshold voltage can be
35
36 deduced to be approximately -19.1 V for P type vertical TFT, and 9.1 V for
37
38 N type vertical TFT, which are close to the values of -16.7 V and 10.8 V
39
40 for P and N type vertical TFTs deduced from the conventional extrapolation
41
42 method. Therefore, the contact resistance does not greatly influence the
43
44 electrical parameters, the DOS of P and N type vertical TFTs can be
45
46 calculated and elucidate the electrical parameters.
47
48
49
50
51
52
53
54
55
56
57
58
59
60

The field effect mobilities for P type and N type vertical TFTs are demonstrated from transfer characteristics, which are shown in figure 2(h).

The field effect mobility increases with gate bias, and the maximum field effect mobilities for P type and N type vertical TFTs are approximately 4 cm²/V·s and 5 cm²/V·s, respectively, which can be comparable to the effective mobilities of P and N type vertical TFTs.

When the TFT is switched off, it works in the reversed diode mode that the diffusion current dominates, and the thermionic field emission of the carriers through grain boundary trap states may also work. The reversed current of the diode can be expressed as [14]:

$$J = \left(\frac{qD_n n_{p0}}{L_n} + \frac{qD_p p_{n0}}{L_p} \right) [1 - \exp\left(\frac{qV_{ds}}{kT}\right)] \quad (4)$$

Where D_n/D_p is the diffusion coefficient, n_{p0}/p_{n0} is minority carrier density at equilibrium state, L_n/L_p is the diffusion length. Therefore, the similar I_{off} of P and N type vertical TFTs is due to the similar carrier density in the channel layer, as well as the similar active layer morphology due to Poole-Frenkel effect.

As it is known that the trap density of states (DOS) is related to the electrical parameters, such as the subthreshold slope and the field effect mobility, the analysis of DOS is critical to elucidate the electrical characteristics. The DOS can be calculated from the following formulae [15]:

$$\exp\left(\frac{eu^a}{kT}\right) - \frac{eu^a}{kT} - 1 = \frac{q}{kT} \frac{\varepsilon_i d}{\varepsilon_s t_{ox} I_0} [V_{gs} I(V_{gs}) - \int_0^{V_{gs}} I(V'_{gs}) dV'_{gs}] \quad (5)$$

$$p(u^a) = \frac{\varepsilon_0 \varepsilon_i^2}{\varepsilon_s t_{ox} q} \left(\frac{dV_{gs}}{du^a} \right) \quad (6)$$

$$N(E) = \frac{1}{q} \left(\frac{dp(u^a)}{du^a} \right) \quad (7)$$

Where u^a is surface potential, ε_i is the relative permittivity of SiO_2 , ε_s is relative permittivity of silicon, t_{ox} is oxide thickness, I_0 is flat-band current, V_{gs} (V'_{gs}) is gate voltage, ε_0 is the free space permittivity. The calculated density of states were shown in figure 3(a) and 3(b), respectively. From the figures shown, the DOS of P type vertical TFT varies from $10^{19} \text{ eV}^{-1}\text{cm}^{-3}$ to $10^{21} \text{ eV}^{-1}\text{cm}^{-3}$, corresponding to the surface potential from 0 eV to slightly less than 0.4 eV, where the DOS of N type Vertical TFT varies from more than $10^{18} \text{ eV}^{-1}\text{cm}^{-3}$ to $10^{22} \text{ eV}^{-1}\text{cm}^{-3}$, when the surface potential varies from 0 eV to more than 0.4 eV. The large deep trap density is associated with the high subthreshold slope, which is mainly due to the inferior gate dielectric layer/active layer interface and the inferior active layer quality, where the active layer is deposited on the etched sidewall with a higher roughness. In previous work [16], the DOS is calculated by different methods, and the DOS varies from $10^{18} \text{ eV}^{-1}\text{cm}^{-3}$ to approximately $3 \times 10^{22} \text{ eV}^{-1}\text{cm}^{-3}$ for $E_F - E$ varied from 0 to 0.4 eV, the threshold voltage is approximately 4V, subthreshold slope is approximately 1.18 V/dec, and field effect mobility is approximately $11.0 \text{ cm}^2/\text{V}\cdot\text{s}$. In another work [17], the DOS varies from $10^{18} \text{ eV}^{-1}\text{cm}^{-3}$ to approximately $10^{23} \text{ eV}^{-1}\text{cm}^{-3}$ for $E_F -$

1
2
3
4 E varied from 0 to 0.4 eV. The threshold voltage is approximately 5.3 V,
5
6 the subthreshold slope is 1.21 V/dec, and the field effect mobility is
7
8 approximately 5.63 cm²/V·s. As mentioned in this manuscript, the DOS
9
10 varies from 10¹⁸ eV⁻¹cm⁻³ to more than 10²² eV⁻¹cm⁻³ for E_F-E varied from
11
12 0 to more than 0.4 eV, the threshold voltage is approximately -3.4 V, the
13
14 subthreshold slope is 2.4 V/dec, the field effect mobility is approximately
15
16 4.9 cm²/V·s. Compared with previous work [16], the DOS range is
17
18 approximately the same for this work, however, the lower threshold voltage
19
20 and the large subthreshold slope indicates the large deep trap density,
21
22 especially at the gate dielectric layer/active layer interface, which may also
23
24 affect the field effect mobility. Compared with previous work [17], the
25
26 DOS is larger in work [17], however, the lower threshold voltage and larger
27
28 subthreshold slope may also affect the field effect mobility from DOS
29
30 calculation. In addition, from comparing previous work [16] and [17]
31
32 where the almost same threshold voltage and subthreshold slope are
33
34 obtained, the shallow trap DOS obviously affects the field effect mobility,
35
36 with a higher mobility where DOS is lower. Nevertheless, the almost
37
38 symmetric electrical parameters and DOS for P and N type vertical TFTs
39
40 enable their usage in complementary MOS applications, such as in logic
41
42 gates as inverters. For the similar DOS of P and N type vertical TFTs, the
43
44 similar active layer morphology is obtained, and the similar active
45
46 layer/gate oxide layer interface is also achieved by introducing an RCA
47
48
49
50
51
52
53
54
55
56
57
58
59
60

1
2
3
4 cleaning step before gate oxide layer deposition.
5

6
7 A simple simulation of an inverter with a SPICE tool has been carried
8
9 out, as shown in figure 4. Figure 4(a) shows the fitting of the simulated
10
11 transfer characteristics of P type vertical TFTs and N type vertical TFTs
12
13 with the experimental transfer curves. The drain-source voltages were set
14
15 to be ± 0.1 V and ± 1 V, and the good fittings are shown in subthreshold
16
17 region and on-state region, while a bit of deviation is observed in the sub
18
19 on-state region. Nevertheless, the symmetric transfer characteristics of P
20
21 and N type vertical TFTs were obtained in the simulation. Figure 4(b)
22
23 shows the voltage transfer characteristics of the simulated CMOS inverter,
24
25 while the device configuration is demonstrated in the inset of figure 4(b).
26
27 For V_{in} varying from 0V to 20V, V_{out} can vary from 14V to 3V, with the top
28
29 electrode voltage V_{DD} being 20V. Note that, due to slightly asymmetric
30
31 output characteristics of P and N type vertical TFTs, the reversed leakage
32
33 current, as well as certain kink effect introduced in the SPICE model, the
34
35 cross points shift to 14V and 3V for V_{OH} and V_{OL} . The asymmetry of output
36
37 characteristics should be further improved, the reversed leakage current
38
39 should be reduced, and the kink effect should also be suppressed, such as
40
41 by introducing lightly-doped drain (LDD) structure [18]. In addition, the
42
43 rise at low level can also be due to the reversed leakage current when the P
44
45 type vertical TFT works in the off-state. The voltage gain is rather small,
46
47 however, the primary inverter prototype is demonstrated. Figure 4(c)
48
49
50
51
52
53
54
55
56
57
58
59
60

1
2
3
4 shows the simulated transient property of the CMOS inverter, a relatively
5
6 fast voltage inversion can be obtained, which shows its potential
7
8 applications in certain domains, such as in ring oscillators. The fabrication
9
10 and measurement of the inverter device can also be carried out, which can
11
12
13
14 be the further work.
15
16
17
18

19 Conclusion

20
21
22 P and N type polycrystalline silicon vertical TFTs were fabricated and
23
24 electrically characterized. Symmetric transfer characteristics were
25
26 obtained, and the deduced electrical parameters were also symmetric, with
27
28 slightly larger field effect mobility of n type vertical TFT than its p type
29
30 counterpart. The contact resistance does not greatly affect the electrical
31
32 parameters, as verified by the accurate threshold voltage deduction. DOS
33
34 calculations show symmetric trap density, which indicates the potential
35
36 applications in CMOS logic gates, and a simple SPICE modelling of the
37
38 CMOS inverter has been carried out.
39
40
41
42
43
44
45
46
47

48 Acknowledgements

49
50
51 This work was supported by the Natural Science Foundation of Jiangsu
52
53 Province (BK20180762), and also sponsored by NUPTSF (Grant No.
54
55 NY219099). Members in Département OASiS (Organic And Silicon
56
57 Systems) in Institut d'Electronique et des Technologies du numéRique are
58
59
60

1
2
3
4 thanked for their contribution to the process and for their useful discussions.
5
6
7

8
9 Declaration of Interest Statement

10
11 There are no conflicts to declare.
12
13
14

15
16
17 References

- 18
19
20 1 C. Becker, D. Amkreutz, T. Sontheimer, V. Preidel, D. Lockau, J.
21
22 Haschke, L. Jogschies, C. Klimm, J.J. Merkel, P. Plocica, S. Steffens, B.
23
24 Rech, Polycrystalline silicon thin-film solar cells: Status and
25
26 perspectives, *Sol. Energ. Mat. Sol. C.* 119 (2013) 112-123.
27
28
29 2 S. Yoon, K. Kim, H. Cho, J. Yoon, M. J. Lee, M. Meyyappan, C. Baek,
30
31 Polycrystalline silicon near-infrared photodetector with performance
32
33 comparable to crystalline silicon devices, *Opt. Express.* 25(26) (2017)
34
35 32910-32918.
36
37
38 3 Y. J. Yoon, J. H. Seo, S. Cho, J. H. Lee, I. M. Kang, A polycrystalline-
39
40 silicon dual-gate MOSFET-based 1T-DRAM using grain boundary-
41
42 induced variable resistance, *Appl. Phys. Lett.* 114(18) (2019) 183503: 1-
43
44 5.
45
46
47 4 X. Perpina, J. Leon, J. Altet, M. Vellvehi, F. Reverter, E. Barajas, X. Jorda,
48
49 Thermal phase lag heterodyne infrared imaging for current tracking in
50
51 radio frequency integrated circuits, *Appl. Phys. Lett.* 110(9) (2017)
52
53 094101: 1-5.
54
55
56
57
58
59
60

- 1
2
3
4 5 J. J. Chen, T. C. Chang, H. C. Chen, K. J. Zhou, C. W. Kuo, W. C. Wu,
5
6 H. C. Li, M. C. Tai, Y. F. Tu, Y. L. Tsai, P. Y. Wu, S. M. Sze, Enhancing
7
8 Hot-Carrier Reliability of Dual-Gate Low-Temperature Polycrystalline
9
10 silicon TFTs by Increasing Lightly Doped Drain Length, IEEE T.
11
12 Electron Dev. 41(10) (2020) 1524-1527.
13
14
15
16
17 6 S. P. Huang, P. H. Chen, H. C. Chen, Y. Z. Zheng, A. K. Chu, Y. C. Tsao,
18
19 Y. S. Shih, Y. X. Wang, C. C. Wu, W. C. Lai, T. C. Chang, Impact of
20
21 Dehydrogenation Annealing Process Temperature on Reliability of
22
23 Polycrystalline Silicon Thin Film Transistors, IEEE T. Electron Dev.
24
25 40(10) (2019) 1638-1641.
26
27
28
29
30 7 S. J. Lee, S. W. Lee, K. M. Oh, S. J. Park, K. E. Lee, Y. S. Yoo, K. M.
31
32 Lim, M. S. Yang, Y. S. Yang, Y. K. Hwang, A Novel Five-Photomask
33
34 Low-Temperature Polycrystalline Silicon CMOS Structure for AMLCD
35
36 Application, IEEE T. Electron Dev. 57(9) (2010) 2324-2329.
37
38
39
40
41 8 X. Gao; L. Lin; Y. Liu; X. Huang, LTPS TFT Process on Polyimide
42
43 Substrate for Flexible AMOLED, J. Disp. Technol. 11(8) (2015) 666-
44
45 669.
46
47
48
49 9 S. Inoue, H. Kawai, S. Kanbe, T. Saeki, T. Shimoda, High-resolution
50
51 microencapsulated electrophoretic display (EPD) driven by poly-si
52
53 TFTs with four-level grayscale, IEEE T. Electron Dev. 49(8) (2002)
54
55 1532-1539.
56
57
58
59 10 T. Goto, K. Saito, F. Imaizumi, M. Hatanaka, M. Takimoto, M.
60

- 1
2
3
4 Mizumura, J. Gotoh, H. Ikenoue, S. Sugawa, LTPS Thin-Film
5
6 Transistors Fabricated Using New Selective Laser Annealing System,
7
8 IEEE T. Electron Dev. 65(8) (2018) 3250-3256.
9
10
11
12 11 Y. H. Chen, L. C. Yen, T. S. Chang, T. Y. Chiang, P. Y. Kuo, T. S. Chao,
13
14 Low-Temperature Polycrystalline-Silicon Tunneling Thin-Film
15
16 Transistors With MILC, IEEE Electr. Device L. 34(8) (2013) 1017-1019.
17
18
19
20 12 L. Pichon, K. Mourgues, F. Raoult, T. Mohammed-Brahim, K. Kis-Sion,
21
22 D. Briand, O. Bonnaud, Thin film transistors fabricated by in situ doped
23
24 unhydrogenated polycrystalline silicon films obtained by solid phase
25
26 crystallization, Semicond. Sci. Technol. 16 (2001) 918-924.
27
28
29
30 13 A. Ortiz-Conde, F.J. Garcia Sanchez, J.J. Liou, A. Cerdeira, M. Estrada,
31
32 Y. Yue, A review of recent MOSFET threshold voltage extraction
33
34 methods, Microelectron. Reliab. 42 (2002): 583-596.
35
36
37
38 14 S. M. Sze, Physics of Semiconductor Devices, second edition, John
39
40 Wiley & sons (1981).
41
42
43 15 Wolfgang L. Kalb, Bertram Batlogg, Calculating the trap density of
44
45 states in organic field-effect transistors from experiment: A comparison
46
47 of different methods, Phys. Rev. B 81 (2010) 035327: 1-13.
48
49
50
51 16 P. Zhang, E. Jacques, R. Rogel, L. Pichon, O. Bonnaud,
52
53 Characterization and electrical modeling of polycrystalline silicon
54
55 vertical thin film transistors, Solid State Electron. 171 (2020) 107798: 1-
56
57
58
59
60

1
2
3
4 17 P. Zhang, E. Jacques, R. Rogel, L. Pichon, O. Bonnaud, In-depth
5
6 analysis of electrical characteristics for polycrystalline silicon
7
8 vertical thin film transistors, Solid State Electron. 178 (2021) 107981:
9
10 1-6.
11
12

13
14 18 F. Chien, J. Ye, W. Yen, C. Chen, C. Lin, Y. Tsai, Raised Source/Drain
15
16 (RSD) and Vertical Lightly Doped Drain (LDD) Poly-Si Thin-Film
17
18 Transistor, membranes. 11 (2021) 101: 1-11.
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

Accepted Manuscript









Figure 1: schematic view of the P and N type polycrystalline silicon vertical TFT.



Accepted Manuscript





Accepted Manuscript

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60






Figure 2: (a) transfer characteristics of P and N type vertical TFTs under different V_{ds} of ± 10 mV, ± 100 mV, and ± 1 V, (b) the contact resistance of P type vertical TFT, (c) the contact resistance of N type vertical TFT, (d) the contact resistance of P type vertical TFT by transfer line method (TLM), (e) the contact resistance of N type vertical TFT by transfer line method (TLM), (f) accurate threshold voltage extraction of P type vertical TFT, (g) accurate threshold voltage extraction of N type vertical TFT, (h) field effect mobilities for P type and N type vertical TFTs.

Table 1: Electrical parameters for P and N type polycrystalline silicon vertical TFTs.

Type	V_{ds}	I_{on}/I_{off}	$V_{th}(V)$	$\mu_{eff}(cm^2/V \cdot s)$	$g_m(\mu S)$	SS(V/dec)	$V_{FB}(V)$
P type	-1V	9.7×10^4	-15.8	3.2	11	2.1	-2.8
	-100 mV	8.4×10^4	-16.0	3.1	1.1	2.1	-2.6
	-10 mV	9.2×10^4	-16.7	3.1	0.11	2.1	-2.2
N type	-1V	5.4×10^4	10.8	5.3	19.1	2.4	-3.6
	-100 mV	1.3×10^5	11.2	4.9	1.7	2.4	-3.4
	-10 mV	1.6×10^5	10.8	4.7	0.17	2.3	-3.0

1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60

Accepted Manuscript






Figure 3: (a) DOS calculation for P type vertical TFT, (b) DOS calculation for N type vertical TFT.






Figure 4: (a) SPICE simulated transfer characteristics of P and N type vertical TFTs by fitting the experimental transfer characteristics, the solid lines represent the experimental data, while the dotted lines represent the simulated data, (b) the simulated voltage-transfer characteristic for the inverter, the inset shows the CMOS inverter configuration, (c) the simulated transient property of the CMOS inverter.