

Non-volatile tuning of normally-on and off states of deep depletion ZrO 2 /Oterminated high voltage diamond MOSFET

Beatriz Soto, Marine Couret, Jesús Cañas, Anne Castelan, Nicolas C. Rouger, Daniel Araujo, María del Pilar Villar, Julien Pernot

▶ To cite this version:

Beatriz Soto, Marine Couret, Jesús Cañas, Anne Castelan, Nicolas C. Rouger, et al.. Non-volatile tuning of normally-on and off states of deep depletion ZrO 2 /Oterminated high voltage diamond MOSFET. 2022. hal-03867147v1

HAL Id: hal-03867147 https://hal.science/hal-03867147v1

Preprint submitted on 23 Nov 2022 (v1), last revised 8 Mar 2023 (v2)

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.


L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.




Graphical Abstract

Non-volatile tuning of normally-on and off states of deep depletion ZrO_2/O -terminated high voltage diamond MOSFET

B.Soto, M. Couret, J. Cañas, A. Castelan, N. Rouger, D. Araujo, M.P. Villar, J. Pernot



TRANSFER CHARACTERISTICS & BLOCKING CAPABILITIES



Highlights

Non-volatile tuning of normally-on and off states of deep depletion ZrO₂/O-terminated high voltage diamond MOSFET

B.Soto, M. Couret, J. Cañas, A. Castelan, N. Rouger, D. Araujo, M.P. Villar, J. Pernot

- Non-volatile tuning of normally behaviour of an O-terminated diamondbased p-channel MOSFET
- Control of the threshold voltage: from -3 V to 3 V.
- Breakdown voltage: measured up to -640 V.
- Critical electric field evaluation: finite element calculations show a 9 MV.cm-1 peak.

Non-volatile tuning of normally-on and off states of deep depletion ZrO₂/O-terminated high voltage diamond MOSFET

B.Soto^{a,b,*}, M. Couret^c, J. Cañas^{a,b}, A. Castelan^{c,d}, N. Rouger^c, D. Araujo^a, M.P. Villar^a, J. Pernot^b

^aDpt. Ciencia de los Materiales e IM y QI, Universidad de Cádiz, 11510, Pto. Real, Cádiz, Spain ^bUniv. Grenoble Alpes, CNRS, Grenoble INP, Institut Néel, 38000, Grenoble, France ^cLAPLACE, Université de Toulouse, CNRS,, 31000, Toulouse, France ^dInstitut Catholique d'Arts et Métiers, ICAM,, 31000, Toulouse, France

Abstract

Based on the stability of the deep depletion regime in diamond and the outstanding properties of this promising material for its use in power devices, p-channel deep depletion metal oxide semiconductor field effect transistors were fabricated on a (001) Ib nitrogen-doped high pressure high temperature diamond substrate. Taking advantage of the new concept of the non-volatile diamond-based photo switch, it is demonstrated that it is possible to tune the normally-on and normally-off states of the transistor by configuring the pn-junction space charge region. The devices under study was designed following an interdigital-like and a circular-like architectures presenting low threshold voltages (between 3 V and -3 V), an on/off ratio of 10^7 and a critical electric field numerically assessed of 9 MV.cm⁻¹ at room temperature. This new degree of freedom opens the route for diamond based power electronics.

Keywords: D3MOSFET, critical electric field, p-channel, N-doping, Non-volatile photo switch, threshold voltage control, O-terminated diamond, ZrO₂

Preprint submitted to Diamond and Related Materials

November 9, 2022

^{*}Corresponding author. Tel.: +34 956 016427

*Email addresses: beatriz.soto@uca.es (B.Soto), pilar.villar@uca.es (M.P. Villar),
julien.pernot@neel.cnrs.fr (J. Pernot)

1. Introduction

The next step of the development of power electronics goes through the Ultra Wide Bandgap Semiconductors (UWBGS) because the bandgap is correlated with many of the figures-of-merit and because the performance increases non-linearly with it. Particularly, BFoM is related to the cubic of the critical electric field, itself related to the energy bandgap. The relationship between them is a power law dependence whose refinement is discussed in a recent study by Slobodyan et al.[1]. The increase of the breakdown voltage promotes the UWBGS superior performance and breakdown voltage is directly related to the critical electric field. All leading then to an improvement in the specific on-ressitance and breakdown voltage trade-off. Among these materials, the focus for about two decades has been on AlGaN/AlN or Ga₂O₃, which have been intensively studied for n-channel FETs operation. However, p-channel FETs are far to reach the performance from the n-channel ones due to the low hole mobility. In this line, and in addition to other properties such as the high breakdown field (>10 MV.cm⁻¹) and the high thermal conductivity ($>2.200 \text{ W.m}^{-1}\text{K}^{-1}$) makes diamond [2, 3, 4] the most complete and promising material for its use in power electronics. A recent study on diamond based p-channel wide-bandgap FETs [5] shows a normally-off p-channel transistor using Hydrogen-terminated diamond surface and hBN as the gate insulator, exhibiting a room temperature mobility of 680 cm².V⁻¹s⁻¹ following a promising direction for the development of wide-bandgap complementary circuits.

Moreover, efforts have been done by different groups working on diamond MOSFETs to tune the threshold voltage and control the normally-on, normally-off states. In particular, low threshold voltages between -2 V and -4 V have been achieved using an inversion channel MOSFET OH-terminated [6] or two 2D-Hole MOSFETs partially oxidized [7, 8] (normally-on devices that can be tuned as normally-off).

This work presents an alternative p-channel device: a MOSFET based on Oterminated p-type diamond working in the deep depletion regime [9, 10, 11, 12] combined with a non volatile junction field effect transistor (JFET), the N-doped diamond substrate will be used as the gate of the latter. On one hand, the MOSFET, using ZrO₂ as the gate dielectric, can be electrically controlled no matter the light exposure and works in the deep depletion regimen similarly to those previously reported using Al₂O₃ as the gate oxide. On the other hand, it is well known that n-type doped diamond shows deep donor levels from the conduction band, in particular Nitrogen creates donor levels at 1.7 eV and Phosphorus at 0.58 eV. As a result, at room temperature, electrons remain bounded to the dopants and they

cannot be electrically controlled, keeping the diamond layer insulating. Instead of raising temperature to activate the dopants, an alternative way to promote some of those bound electrons to the conduction band is achieved by external illumination. In this case, this promotion leading to an increase of the free carrier concentration is achievable by photon absorption. Hence, with a combination of optical and electrical signals, it is possible to control the pn-junction on/off states in a non-volatile manner. Once the light is removed, the JFET gate cannot be electrically driven anymore until a new light exposure so the system can only be electrically driven by the MOSFET.

The proof of concept of the non-volatility of a diamond pn-junction used as a photo-switch was recently published and described by Masante *et al.* [13]. In such a work, it can be found experimental evidence of the non-volatile character of the optically activated JFET in a sequence replicated several times to ensure the reliability. The junction with a Nitrogen-doped n-type diamond is only able to commute under an optical signal since no electrostatic modulation can occur in the dark.

The present work proposes an original way of application: we demonstrate that zirconia can be used as gate dielectric in a D3MOSFET and that V_{TH} can be tuned by controlling optically and electrically the back junction FET. This latter paves the way to the implementation of this kind of devices in circuits without the need of having complementary channel transistors. Also the device can reach a critical electric field of 9 MV.cm⁻¹ located at the pn-junction showing that the mechanism of breakdown is independent of the transistor back junction-FET configuration.

2. Fabrication

The sample structure is a stack consisting of a Ib nitrogen-doped high pressure high temperature (001) diamond substrate with a p-type diamond layer on top. The net doping concentration deduced from the CV measurement is 9.2×10^{15} cm⁻³ and the extracted carrier concentration is estimated to be 4×10^{13} cm⁻³ assuming a compensation of 10% [14].

A selectively localized heavily doped p-type diamond layer was deposited on the p layer to create ohmic contacts (p+, doping concentration of the order of 10²¹ cm⁻³). Both p-type diamond layers were grown using a microwave plasma assisted chemical vapor deposition (MPCVD) technique. The oxygen terminated p-doped diamond surface was achieved through a vacuum ultraviolet ozone treatment [14].




Figure 1: Top view, cross-section and parameters of the transistors under study: a) Interdigital-like D3MOSFET (channel length, L=30 μ m and channel width, W=4.2 mm). b) Circular-like D3MOSFETs: T1, T3 sharing same channel parameters (channel length, L=30 μ m and channel width, W=0.75 mm); T2 with larger channel width and channel length (channel length, L=50 μ m and channel width, W=0.82 mm).

Fig.1 shows a schematic of the transistors design exhibiting both the top view and the cross-section of the geometries and parameters for an interdigital-like architecture (Fig.1a)) and a circular-like one (Fig.1b)). The purpose of this study is not focus on the on-state performance but the demonstration of the tunability of a device's normally-on/off behaviour thanks to the non-volatility of diamond used as a photo-switch. In spite of that, the interdigital-like geometry was used in order to test new design to increase the total current by enlarging the channel width and optimizing the footprint surface of the whole device.

The sample was covered with a couple of layers of Ti/Ni (5/300 nm-thick) using the electron beam (ebeam) evaporation technique in order to, after the application of an O_2 plasma, mesa-etch the sample approximately 1μ m and avoid a short-circuited transistor. To achieve the ohmic contacts and before the gate oxide deposition, we made use of the selective metallic p+ layer on which a stack of Ti/Pt/Au (with 30/30/30 nm-thick metallic layers) were fabricated by laser lithography (Heidelberg DWL66FS) and ebeam evaporation to finally apply a standard

lift-off technique.

The gate dielectric was deposited by atomic layer deposition (ALD) using a Savannah 100 deposition system from Cambridge NanoTech. The ZrO_2 was grown using a precursor of tetrakis dimethylamido zirconium IV and water vapor as the oxidant alternating N_2 purges. Pulse and exposure times in ALD process were 15 ms and 7 s, alternatively, during 700 cycles, typical base pressure was of the order of 10^{-1} Torr and temperature for deposition was 400 °C.

Other two contacts were fabricated: one of them on the top of the oxide to form the MOS-gate contact, fabricated by laser lithography and ebeam evaporation with same metallic stack and thickness as for the ohmic ones. The other contact, on the back, were added by directly applying Silver paste. Finally, the electrical measurements were performed by a Keithley Source Measure Units two channel 2612B and one channel 2410 models.

3. Concept & Experimental setup

The principle of this hybrid device, as mentioned earlier and shown in Fig.2, is based on two properties of diamond: on the one hand, the use of the pn junction as an additional gate to control the space charge region (SCR) extension from the junction since N-donors in the diamond substrate can be activated by visible light (a polychromatic white LED with an optical power density of 11 mW.cm⁻²). Hence, thanks to a fourth electrode (back electrode on the substrate), the pn-junction SCR could be configured by applying a potential difference between the Ib N-doped HPHT substrate and the source under light and then freezing the configuration by removing the light. On the other hand, the stability of the deep depletion regime is complimentarily used to control the on/off states by biasing the MOS gate to open/close the channel. The metallic contacts distribution is shown in Fig.1 cross-section.

Fig.2 presents how the SCR is extended below the gate and above the pn junction depending on the applied bias on the gate and the back, respectively. The SCR below the MOS gate is deduced from experimental CV curve. The JFET SCR extension, h, has been calculated at the pn junction interface following the equations:

$$V_{bi} = \frac{k_B T}{q} ln(\frac{N_a N_d}{n_i^2}) \tag{1}$$

$$h = \sqrt{\frac{2\varepsilon_s \varepsilon_0 (V_{bi} + V_{BS})}{qN_a}} \tag{2}$$




Figure 2: Working principle: gates control of the SCR (in purple) in a 600 nm-thick p-type diamond layer, to modulate the channel on/off states. a) SCR extensions when the back gate has been connected to ground under a light source and after removing the illumination, the MOS gate is connected to ground. b) Normally-on: the substrate has been biased at -5 V under a light source and after removing the illumination, the MOS is biased at $V_{GS}=0$ V (left) and $V_{GS}=-1$ V (right). c) Normally-off: the substrate has been biased at -3 V under a light source and after removing the illumination, the MOS is biased at $V_{GS}=0$ V (left) and $V_{GS}=-1$ V (right).

From Eq.1 and Eq.2 V_{bi} is the built-in potential, k_B the Boltzmann constant, T the temperature, q the elementary electric charge, N_a and N_d the B and N-doping concentrations, n_i the intrinsic carrier concentration, h is the junction SCR extension, ε_s and ε_0 are the relative dielectric constant of diamond and the vacuum permittivity, respectively and V_{BS} the bias applied on the back contact relative to the source electrode on the front side.

The experimental setup requires then four electrodes to operate: two for the ohmic contacts (source and drain), one gate contact to control the diamond deep depletion MOSFET (D3MOSFET) and one gate contact on the back which in combination with a light source will allow the control of the junction field effect transistor (JFET). All the measurements were taken under vacuum (typically with a pressure of 10^{-4} - 10^{-3} Torr) and at room temperature.

Firstly, the connections were made between the following electrodes: the one on the back contact on which a bias is applied to the substrate, and two on the source and drain connected to the ground keeping the MOS gate floating. So, we apply a bias on the back under light exposure during 10min for stabilization to later remove the light to freeze the system in a certain back side SCR extension configuration dependent on the bias applied to the pn junction waiting another 10min. After that, the electrode on the back contact is removed and the pn-junction system remains frozen.

Then, in order to control the D3MOSFET we connect: the source to ground and the MOS gate and the drain to two voltage sources keeping the back floating. At this point, a quasi-static potential difference between drain and source is established for different MOS gate voltages to get the current-voltage characteristics.

The process is repeated according to the different configurations we can set up using the JFET: from a completely suppressed SCR caused by the forward biasing of the junction (V_{BS} =-20 V) or intermediate configurations (-20 V < V_{BS} <-3 V) resulting in a normally-on D3MOSFET, passing through the case where the depletion due to the MOS structure and the one caused by the junction meet (-3 V \le V_{BS} <9 V, normally-off D3MOSFET), to finally the also normally-off case where the p-type diamond layer is fully depleted from the pn-junction ($V_{BS} \ge 9V$), in this later situation the channel is permanently closed and it is no longer possible to control it with the MOS gate.

4. Current density versus Voltage Characteristics

As discussed in Sec.3, the bias applied to the substrate affects the D3MOSFET behaviour from normally-on to normally-off. Typical current density as a function




Figure 3: Interdigital-like D3MOSFET current density characteristics as a function of drain bias for different configurations of the pn junction space charge region at room temperature: a) V_{BS} =-20 V, Normally-on starting condition. b) V_{BS} =-3 V, Normally-off starting condition. c) Transfer characteristics of a combination of a diamond D3MOSFET with a non volatile diamond JFET at room temperature showing the shift in threshold voltage and the change from normally-on to normally-off behaviour.

of drain bias for the interdigit can be found in Fig.3: from the normally-on in Fig.3a) in which the transition of the on/off states is given by a $V_{GS}=3$ V, followed by the off/on states in Fig.3b) in the normally-off configuration (the channel is closed at $V_{GS} \ge 0$ V). The on/off ratio is 10^7 .

A maximum saturation current density of the order of tens of μA is reached where the SCR due to the N-doped diamond substrate is completely suppressed in the p-layer with a maximum value of leakage current of tens of nA. As we extend the SCR through the p-layer from the junction, the saturation current decreases. The different transfer characteristics as a function of the bias applied to the substrate is evidence of the change in the D3MOSFET's normally-on/off behaviour as it is plotted in Fig.3c).

5. Breakdown voltage and critical electric field evaluation

Similarly to how the IV characteristics were performed, the blocking capabilities has been tested by configuring optically and electrically the back pn junction to extend/remove the SCR in a desired configuration, then the illumination is removed and the back contact remains floating. Immediately after, the D3MOSFET is electrically driven to reach the off-state. Fig.4a) shows the different values for the breakdown voltage reached by T1, T2 and T3 D3MOSFETs at room temperature (T1, T2 and T3 are presented in Fig.1). T1 and T3 share the same channel parameters: they were tested in two different configurations of the pn junction SCR, T1 when the V_{BS} is set to reach the JFET off-state and the p-type layer is fully depleted (V_{BS}=5 V, JFET pn junction biased in reverse regime) and T3 when the SCR due to the pn junction is fully removed (V_{BS} =-20 V, JFET pn junction biased in forward regime) and the SCR due to the MOS gate closes the channel. From the experimental results, it seems that the on/off behaviour configured by the JFET does not affect the blocking capability performance since similar transistors in different configurations present similar breakdown voltage. In turn, T2 presents a higher breakdown voltage as expected since the distance source-drain in this case is larger. Transistor T3 was damaged and rendered unusable after forcing the transistor to withstand high voltages, however the transistors so-called T1 and T2 were protected with a resistance in series and we found that the breakdown mechanism is nondestructive and the measure is repeatable and reliable.

Finite element calculation was used to evaluate the electric field in order to understand the breakdown mechanisms. The following parameters were introduced in the simulation for a circular-like device with a channel width of W=0.8mm and a channel length of L=50 μ m (corresponding to T2): 600 nm-thick p-type diamond layer with a doping concentration of N_a=10¹⁶ cm⁻³ and 10% compensation; 400 nm-thick N-doped substrate with a doping concentration of N_d=10¹⁸ cm⁻³ and 70 nm-thick oxide with an oxide-diamond interface charges density of Q_f=1.5×10¹² cm⁻² based of previous studies on MOS capacitors [15]. Fig.4c)




Figure 4: a) Blocking capabilities tested at room temperature for circular-like transistors T1, T2, T3 configuring the pn-juntion space charge region for normally-on (T2,T3) and normally-off (T1) biasing the MOSFET in the off-state. The high voltage measurement were perform in a keithley SMU 2410 model whose limit of detection is $10^{-5}\mu\text{A}$. b) On the left, the Y-component electric field profile for a normally-on (blue) and a normally-off (orange) configuration using a circular-like MOSFET in the off-state with channel length L=50 μ m and channel width W=0.8 mm. On the right, the cut line (in white) location from which the profile has been extracted. c) the corresponding electric field distribution maps for the the Y-component when normally-on off-state configuration (on the left) and normally-off off-state configuration (on the right).




Figure 5: Finite element calculation for the X-component of the electric field: a) On the left, the X-component electric field profile for a normally-on (blue) and a normally-off (orange) configuration using a circular-like MOSFET in the off-state with channel length L=50 μ m and channel width W=0.8 mm. On the right, the cut line (in white) location from which the profile has been extracted. b) the corresponding electric field distribution maps for the the X-component when normally-on off-state configuration (on the left) and normally-off off-state configuration (on the right).

shows the calculation of the electric field distribution for the Y-component when the D3MOSFET is normally-on biased in off-state (Fig.4c) left map) and normallyoff biased in off-state (Fig.4c) right map) by applying a potential difference between the source and the back contact under illumination and then, after removing the light source biasing the D3MOSFET to reach the off-state by applying a potential difference between the source and the gate. Through the evaluation of the electric field profile for its Y-component (Fig.4b) left), it can be observed there is no difference between normally-on and off behaviour and we found a critical electric field at the junction between 8.9 MV.cm⁻¹ (noramlly-on off-state) - 9.1 $MV.cm^{-1}$ (normally-off off-state) at V_{DS} =-650 V. Fig.5b) shows the calculation of the electric field distribution for the X-component when the D3MOSFET is normally-on biased in off-state (Fig.5b) left map) and normally-off biased in offstate (Fig.5b) right map) by applying a potential difference between the source and the back contact under illumination and then, after removing the light source, biasing the D3MOSFET to reach the off-state by applying a potential difference between the source and the gate. Through the evaluation of the electric field profile for its X-component (Fig.5a) left), it can be observed a low critical electric field up to 0.24 MV.cm⁻¹ at V_{DS} =-650 V.

If one manage to get a low (vertical) leakage, the pn-junction will generate most of the potential gradient (electric field). As a consequence, it is evidenced (see Fig.5) that the MOS region only has a low electric field. The mechanism is nondestructive, so the transistor is capable of recovering after a while and the measurements become repeatable.

An optimization of the diamond epilayers stacks (doping, thickness and architecture) will make possible the association of complementary and efficient diamond FETs improving the on-state performance as well as the blocking capabilities.

6. Conclusion

The present study demonstrates that a combination of diamond lateral MOS-FET and JFET with vertical pn gate junction can be used to tune the normally-on/off behaviour of the device controlling the threshold voltage (keeping it low with values in the range between -3 V and 3 V).

In addition, the double-gate transistor showed a nondestructive breakdown mechanism, reaching a critical electric field of 9 MV.cm⁻¹, this is a high electric field value, close to the theoretical vertical breakdown expected at around 10 MV.cm⁻¹ (but still subject to discussion). Such a breakdown occurs at the vertical

pn-junction and it is independent of its SCR configuration (electrically controlled under illumination). No electric field crowding effect was observed in the vicinity of the zirconia.

This hybrid device paves the way to a potential application in complex circuits and also answers to the safety requirements of normally-off state for power electronics.

Declaration of interests

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

Data availability statement

The data that support the findings of this study are available from the corresponding author upon reasonable request.

Authors contribution

B. Soto: Conceptualization, Methodology, Data curation, Formal analysis, Writing original draft. **M. Couret:** Finite element calculation. **J. Cañas:** Conceptualization. **A. Castelan:** Finite element calculation. **N. Rouger:** Conceptualization, Resources, Writing review & editing. **D. Araujo:** Resources, Supervision, Formal analysis, Writing review & editing, Funding acquisition, Project administration. **M.P. Villar:** Resources, Supervision, Formal analysis, Writing review & editing, Funding acquisition, Project administration. **J. Pernot:** Conceptualization, Resources, Supervision, Formal analysis, Writing review & editing.

Acknowledgements

The authors would like to thank the Ministerio de Economia y Competitividad of the Spanish Government for funding under Grant No TEC-2017-86347-C-2-1-R (DiamMOS project) and from ESP2017-91820, PID2019-110219RB-100 and PID2020-117201RB-C21 projects; The Junta de Andalucía (Comunidad Autónoma of Andalusia Government, Spain) for funding from FEDER-UCA18-106470, FEDER-UCA18-107851 and P20-00946 projects and as well as the grants for stays in research centres from the Promotion Programme of Research Activity of the University of Cadiz.

The simulation were conducted in the context of the ANR LSDMOSFET project: ANR-21-CE50-0036 AAPG-2021 PRCE.

We would also thank to Martin Kah and David Eon (Institut Néel, Université Grenoble Alpes, CNRS, France) for fruitful discussions. And Nanofab (Institut Néel, CNRS, France) for clean room facilities.

References

- [1] O. Slobodyan, J. Flicker, J. Dickerson, J. Shoemaker, A. Binder, T. S. et al., Analysis of the dependence of critical electric field on semiconductor bandgap, J. Mater. Res. 37 (2022) 849–865. doi:https://doi.org/10.1557/s43578-021-00465-2.
- [2] J. Y. Tsao, S. Chowdhury, M. A. Hollis, D. Jena, N. M. Johnson, K. A. J. et al., Ultrawide-bandgap semiconductors: Research opportunities and challenges, Adv. Electron. Mater. 4 (1) (2018) 1600501. doi:https://doi.org/10.1002/aelm.201600501.
- [3] N. Donato, N. Rouger, J. Pernot, G. Longobardi, F. Udrea, Diamond power devices: state of the art, modelling, figures of merit and future perspective, J. Phys. D: Appl. Phys. 53 (2020) 093001. doi:https://doi.org/10. 1088/1361-6463/ab4eab.
- [4] M. W. Geis, T. C. Wade, C. H. Wuorio, T. H. Fedynyshyn, B. Duncan, M. E. P. et al., Progress toward diamond power field-effect transistors, Phys. Status Solidi A. 215 (22) (2018) 1800681. doi:https://doi.org/10.1002/pssa.201800681.
- [5] Y. Sasama, T. Kageura, M. Imur, K. Watanabe, T. Taniguchi, T. U. et al, High-mobility p-channel wide-bandgap transistors based on hydrogen-terminated diamond/hexagonal boron nitride heterostructures, Nat. Electron. 5 (2022) 37–44. doi:https://doi.org/10.1038/s41928-021-00689-4.
- [6] T. Matsumoto, H. Kato, K. Oyama, T. Makino, M. Ogura, D. T. et al., Inversion channel diamond metal-oxide-semiconductor field-effect transistor with normally off characteristics, Sci. Rep. 6 (2016) 31585. doi:https://doi.org/10.1038/srep31585.

- [7] Y. Kitabayashi, T. Kudo, H. Tsuboi, T. Yamada, D. Xu, M. S. et al., Normally-off c-h diamond mosfets with partial c-o channel achieving 2-kv breakdown voltage, IEEE Electron Devices Lett. 38 (3) (2017) 363–366. doi:https://doi.org/10.1109/LED.2017.2661340.
- [8] N. Oi, T. Kudo, M. Inaba, S. Okubo, S. Onoda, A. H. et al., Normally-off two-dimensional hole gas diamond mosfets through nitrogen-ion implantation, IEEE Electron Devices Lett. 40 (6) (2019) 933–936. doi:https://doi.org/10.1109/LED.2019.2912211.
- [9] T. Pham, J. Pernot, G. Perez, D. Eon, E. Gheeraert, N. Rouger, Deep-depletion mode boron-doped monocrystalline diamond metal oxide semi-conductor field effect transistor, IEEE Electron Device Lett. 38 (11) (2017) 1571–1574. doi:https://doi.org/10.1109/LED.2017.2755718.
- [10] T. Pham, J. Pernot, C. Masante, E. Gheeraert, G. Chicot, F. U. et al., 200v, 4mv/cm lateral diamond mosfet, in: 2017 IEEE International Electron Devices Meeting (IEDM), 2017, pp. 25.4.1–25.4.4.
- [11] T. Pham, N. Rouger, C. Masante, G. Chicot, F. Udrea, D. E. et al., Deep depletion concept for diamond mosfet, Appl. Phys. Lett. 111 (17) (2017) 173503. doi:https://doi.org/10.1063/1.4997975.
- [12] C. Masante, N. Rouger, J. Pernot, Recent progress in deep-depletion diamond metal-oxide-semiconductor field-effect transistors, J. Phys. D: Appl. Phys. 54 (23) (2021) 233002. doi:https://doi.org/10.1088/ 1361-6463/abe8fe.
- [13] C. Masante, M. Kah, C. Hébert, N. Rouger, J. Pernot, Non-volatile photoswitch using a diamond pn junction, Adv. Electron. Mater. 8 (1) (2022) 2100542. doi:https://doi.org/10.1002/aelm.202100542.
- [14] T. Teraji, Y. Garino, Y. Koide, T. Ito, Low-leakage p-type diamond schottky diodes prepared using vacuum ultraviolet light/ozone treatment, J. Appl. Phys. 105 (2009) 126109. doi:https://doi.org/10.1063/1.3153986.
- [15] B. Soto, J. Cañas, D. Araujo, M. P. Villar, J. Pernot, Transport mechanism in o-terminated diamond/zro2 based moscaps, Diamond Relat. Mater. 121 (2022) 108745. doi:https://doi.org/10.1016/j.diamond.2021. 108745.