

Nanometer-Scale Ge-Based Adaptable Transistors Providing Programmable Negative Differential Resistance Enabling Multivalued Logic

Masiar Sistani, Raphael Böckle, David Falkensteiner, Minh Anh Luong, Martien I den Hertog, Alois Lugstein, Walter M Weber

▶ To cite this version:

Masiar Sistani, Raphael Böckle, David Falkensteiner, Minh Anh Luong, Martien I den Hertog, et al.. Nanometer-Scale Ge-Based Adaptable Transistors Providing Programmable Negative Differential Resistance Enabling Multivalued Logic. ACS Nano, 2021, 15 (11), pp.18135-18141. 10.1021/ac-snano.1c06801. hal-03863044

HAL Id: hal-03863044 https://hal.science/hal-03863044v1

Submitted on 21 Nov 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés. This document is the unedited Author's version post review of a Submitted Work that was subsequently accepted for publication in ACS Nano, copyright © American Chemical Society after peer review. To access the final edited and published work see [https://doi.org/10.1021/ACSNAN0.1C06801].

Nanometer-Scale Ge Based Adaptable Transistors Providing Programmable Negative Differential Resistance Enabling Multi Valued Logic

Masiar Sistani^{1#}, Raphael Böckle^{1#}, David Falkensteiner¹, Minh Anh Luong², Martien I. den Hertog³, Alois Lugstein¹, Walter M. Weber^{1*}

¹ Institute of Solid State Electronics, TU Wien, 1040 Vienna, Austria
 ² Univ. Grenoble Alpes, CEA, IRIG-DEPHY-MEM-LEMMA, F-38000 Grenoble, France
 ³ Institut NEEL CNRS/UGA UPR2940, F-38042 Grenoble, France

* E-Mail Address of corresponding author: walter.weber@tuwien.ac.at

ABSTRACT

The functional diversification and adaptability of the elementary switching units of computational circuits are disruptive approaches for advancing electronics beyond the static capabilities of



conventional complementary metal-oxide-semiconductor based architectures. Thereto, in this work the one-dimensional nature of monocrystalline and monolithic Al-Ge based nanowire heterostructures is exploited to deliver charge carrier polarity control and furthermore to enable distinct programmable negative differential resistance at runtime. The fusion of electron- and hole conduction together with negative differential resistance expressivity in a universal

adaptive transistor may enable energy efficient reconfigurable circuits with multi-valued operability that are inherent components of emerging artificial intelligence electronics.

KEYWORDS

germanium, nanowires, heterostructures, adaptive electronics, reconfigurable transistor, negative differential resistance

Alongside with information and communication technologies becoming ubiquitous in everyday life and thus ever more stringent constraints on computing hardware performance, complementary metal-oxide-semiconductor (CMOS) scaling is being pushed towards its physical limits.¹ In this context, the functional diversification of the elementary computing units, the transistors, is an alternative approach to advance computational complexity, enabling a hardware platform that inherently encompasses adaptability in emerging self-learning electronic paradigms.^{2,3} To leverage circuit performance beyond the limits encountered in miniaturization, the research field of reconfigurable electronics has explored computational enhancement by extending the functionality of transistors.^{4,5} This concept is based on the reconfigurable field-effect transistor (RFET) that fuses both basic switching functions necessary for realizing an energy efficient complementary circuit design by dynamically toggling the device either to *p*-type (hole conduction) or *n*-type (electron conduction) operation through the implementation of a dedicated program gate electrode.⁶ Customized logic and physical synthesis routes have been developed for the design of combinational circuits. Benchmarks have shown that the use of runtime reconfiguration vs. conventional CMOS can deliver compact circuit topologies e.g. in multi-bit adders and arithmetic logic units having a substantial reduction in transistor count, a smaller area footprint and reduced latency length of critical paths.^{7,8} Moreover, it has been shown that exclusive OR (XOR) based gates can be

efficiently applied with RFETs⁹ allowing for majority based arithmetic operations¹⁰ that have been hindered so far in CMOS.^{11,12}

Another concept that has been broadly discussed to overcome the power density limits and increasing signal propagation delays of modern ultra-scaled chip architectures is multi-valued logic (MVL), replacing conventional binary systems by operation schemes with radices or bases higher than two.¹³ Hence, implementing an operation scheme with higher performance employing fewer devices and interconnects compared to standard CMOS circuits, owing to higher functionality of MVL circuits can be envisaged.¹⁴ Recently, a MVL concept based on exploiting the monostable-to-multistable¹⁵ nature of serially connected negative differential resistance (NDR) devices was demonstrated, creating a staircase of holding states.¹⁶ An example for a simple yet innovative logic element taking advantage of the NDR characteristic is the monostable-bistable transition logic element (MOBILE), employing two NDR devices connected in series capable to perform both NAND and NOR operations.^{15,17} Furthermore, stacking more than two NDR devices, an efficient, and compact signed-digit NDR based MVL adder combining a more than five-fold improvement in circuit propagation delay and a 15 times smaller area compared to common CMOS based circuits has been proposed.¹⁸ Distinct physical methods are currently employed to provide NDR, including resonant tunneling diodes that demand complex semiconductor epitaxial structures, which are difficult to integrate with CMOS.¹⁹ Further, CMOS backend compatible threshold switching in metal/Nb-oxide insulator/metal structures were shown, but exhibit an inherent device-to-device variability in the applied threshold current to inhibit current controlled NDR.²⁰ As a third concept, the Gunneffect discovered by J.B. Gunn²¹ and C. Hilsum,²² which is also known as the transferred electron effect in specific semiconductor systems with a multi-valley band-structure delivers voltage controlled NDR. Besides highly strained Si NWs,²³ *n*-type InSb devices²⁴ and diamond structures,²⁵ low-dimensional Ge is one of the most promising prospective materials both for the performance enhancement of RFETs and realization of NDR-based MVL through the

transferred electron effect, which is enabled by the acceleration of electrons by sufficiently high electric fields. Thereby electrons are scattered from the energetically favorable low effective mass conduction band valley to an energetically close heavy effective mass valley.²⁶ Accessible at room-temperature,²⁷ the NDR characteristic bears enormous potential for the design of MVL regarding performance metrics such as area, speed, or power.¹⁵

RESULTS/DISCUSSION

Here, we present the NDR-mode RFET concept capable of exhibiting both *p*- and *n*-type FET reconfigurable operability as well as gate-tunable NDR functionality as deterministically programmed by the applied terminal voltages. Thereby, the functionality of the elementary switching units is strongly enhanced, disruptive computational and analog oscillatory circuits. The key enabler for this concept is the electronic structure of the quasi-1D monolithic Al-Ge-Al nanowire (NW) heterostructure, enabling low operation voltages, reconfigurable p- and ntype polarity and furthermore accessibility to the transferred electron effect at room temperature as required for providing NDR features. Across the discussion of results, the material choice and suitability of our particular heterostructure will become evident. For device fabrication and as a simple integration vehicle, vapor-liquid solid²⁸ (VLS) grown, single-crystal, nominally intrinsic Ge NWs with <111> longitudinal axis orientation with diameters of approximately 30 nm are employed. The NWs are enwrapped in a 20 nm thick Al₂O₃ high-k insulator shell and are further integrated into a field effect transistor (FET) architecture. Although we chose to use a bottom-up approach, our device concept is also applicable to top-down processed structures based on Ge on insulator (GeOI) substrates.²⁹ For contact formation, a thermally induced exchange reaction between the Ge NWs and Al contact pads was used to embed Ge channels contacted by quasi-1D monocrystalline Al NW leads³⁰ with abrupt Al-Ge heterojunctions.^{31,32} In contrast to common metal-germanide formation,³³ the Al-Ge exchange results in a singleelemental metallic segment with a low resistivity of $\rho = (131 \pm 27) \times 10^{-9} \Omega m$ and an abrupt metal-semiconductor heterostructure without any measureable or electrically active Al impurities within the Ge segment.³² Further, the Al-Ge contact formation overcomes the difficulty in reproducibility and deterministically defining the phase of the intruded metallic segments as the phase stability of alternative contact materials to nanometer scale Ge, such as Ni_xGe_{1-x} and Co_xGe_{1-x} are known to exhibit strong variability and yield issues.^{34,35,36,37} Figure 1a shows a high angle annular dark field (HAADF) scanning transmission electron microscopy (STEM) image of the Al-Ge-Al NW heterostructure with a Ge channel length of L_{Ge} = 1.7 µm. High-resolution (HR) TEM images of the Al-Ge junction of the NW heterostructure enwrapped in the 20 nm thick Al₂O₃-shell and a zoomed-in image of the abrupt Al-Ge interface, are shown in Figure 1b. To enable *p*- and *n*-type FET reconfigurable operability as well as tunable NDR functionality, we add three individual top-gates to our Al-Ge-Al NW heterostructures, two aligning atop of the abrupt Al-Ge heterojunctions and one in the middle of the Ge channel. A colored SEM image of an Al-Ge-Al NW heterostructure embedded in the three-gate FET architecture is shown in Figure 1c.



Figure 1. Structure of the adaptable Ge nanowire transistor. (a) HAADF STEM image of an Al-Ge-Al NW heterostructure comprising a Ge segment length of $L_{Ge} = 1.7 \mu m$ and a diameter

of $d_{NW} = 30$ nm enwrapped in a 20 nm thick Al_2O_3 shell. (b) HR TEM images showing the entire Al-Ge interface of the NW heterostructure and a zoomed-in image, where the Ge region is oriented in the [110] zone axis. (c) Colored SEM image of an Al-Ge-Al heterostructure embedded in a three-gate FET architecture enabling RFET operation and tunable NDR functionality.

Utilizing this device architecture, we demonstrate that Al-Ge-Al NW heterostructures are capable of merging the electrical properties of unipolar *p*- and *n*-type FETs into a single type of device with identical technology, geometry and composition.³⁸ Consequently, reducing the technological complexity, they enable a dynamic and runtime programming of circuits at the device level.^{2,39} In this configuration, the gates atop the abrupt Al-Ge junctions serve as polarity-gates (PGs) setting the charge carrier type in the channel to switch between *p*- and *n*-type operation, while the control-gate (CG) can be used to thermionically modulate the drain-current through the transistor allowing to turn the device on or off.

As seen in Figure 2, setting $V_{PG} = -5$ V, *p*-type operation is programmed. Transfer measurements (I_D *vs.* V_{CG}) were performed by sweeping V_{CG} between -5 V to 5 V for fixed bias voltages between V_D = -100 mV and 1 V (see respective schematic band diagram in Figure 2). Unipolar *p*-type operation is set by an upward band bending below the PGs enabling hole-injection into the Ge channel. Regulating the thermionic emission of the injected charge carriers though the Ge channel *via* V_{CG}, the transistor can be turned on (negative V_{CG}) and off (positive V_{CG}). Switching to *n*-type operation, all applied voltages are simply reversed, *i.e.* V_{PG} = 5 V, setting the junction transparent for electrons and effectively blocking the injection of holes into the Ge channel. In analogy to the previous experiments unipolar *n*-type FET operation is obtained. The on-current of the *n*-type program shows a high variation over different applied drain voltages V_D. This is perfectly correlating with the asymmetric activation energies for *p*- and *n*-type operation in Al-Ge-Al NW heterostructures, which were obtained from the slope of

the activation energy plot of ln(J/T²) vs. 1000/T (Arrhenius plot).⁴⁰ A detailed description of the extraction of the activation energies is supplied in the supporting information. Whereas in the *p*-type operation no evident barrier is visible in the measurement range, a relatively high barrier was extracted for *n*-type operation (see Figure S1).²⁷ Importantly, compared to a single top-gate FET (see Figure S2), our multiple gate FET concept enables a suppression of source to drain leakage for both p- and n-type operation by electrostatically tuning the electrostatic shape along the Ge channel length. Through the blocking barrier formed at the drain junction, static power consumption is strongly suppressed despite the low band-gap material being employed. For comparison, we also investigated single top-gated Schottky FETs, which show a weakly ambipolar *p*-type characteristic (see supporting information). Regarding the metrics of our three-gate Ge transistor, setting $|V_{PG}| = 5$ V, a total I_{ON}/I_{OFF} ratio of approximately 3 × 10^5 and 4×10^2 is achieved for *p*- and *n*-type respectively. The transconductance $g_m = dI_D/dV_{CG}$ is obtained, with 90 μ S/ μ m (*p*-type operation) and 2.1 μ S/ μ m (*n*-type operation) (see Figure S3). Further, threshold voltages (V_{th}) of -1.4 V (*p*-type operation) and 1 V (*n*-type operation) were extracted (see supporting information). Applying $V_D = 1$ V, it was possible to achieve J_h = 9.2×10^5 A/cm² in *p*-type operation and J_e = 3.3×10^3 A/cm² in *n*-type operation. Compared to the single top-gate device, J_{OFF} could be significantly decreased to $J_h^{OFF} = 25 \text{ A/cm}^2$ and J_e^{OFF} = 16 A/cm², about a factor of 10^3 smaller compared to the single top-gate device. Importantly, the on-currents do not show any noticeable change, as the geometry of the Al-Ge-Al heterostructure certainly remained the same. In agreement with device TCAD predictions,⁴¹ we want to note that an enhancement of the key parameters of the proposed Ge based reconfigurable transistor are expected for thinner high-k dielectrics, enhanced interfacial layers and shorter Ge channel lengths. To confirm unipolar device operation of the proposed threegate Ge NW transistor, Figure S4 shows the temperature dependency of *p*- and *n*-type programs. In agreement with thermionic emission theory,⁴² the transfer curves in the subthreshold region are flattening with increased temperature for both operation types and an increase of the offcurrent due to a higher amount of thermally generated carriers surpassing the blocking barrier is observed with increasing temperature according to the underlying transport mechanisms in the subthreshold, thermionic emission as well as thermal field emission (see equation S1). Nevertheless, an ambipolar operation is still well suppressed for both operation modes even up to T = 380 K. Further, the output characteristics for the *p*- and *n*-program are shown in Figure S5. Comparing the operation modes reveals a supra-linear output characteristic for low bias voltages of the *n*-program, with the on-current showing a high variation over different applied drain voltages V_D , which is typical for Schottky FETs.⁴³ In contrast, the *p*-mode characteristics exhibit a linear increase for small biases as in a conventional metal-oxide-semiconductor FET (MOSFET). These results underline the barrier extraction results in Figure S1. The demonstration of a device concept capable of resembling both *p*- or a *n*-type FET operation principally enables any logic function in a complementary design.³⁹ Moreover, the bidirectional nature of each transistor within a circuit enables a runtime reconfiguration of logic functions and is a clear advantage for flexible and adaptive circuit design.⁴



Figure 2. Subthreshold transfer characteristic for different bias voltages between $V_D = 100 \text{ mV}$ and 1 V showing unipolar p- and n-type operation programmed by V_{PG} . The schematic band diagrams of p- and n-type device operation are inserted.

Next, we investigate the electron-dominated transport regime of our three-gate Ge transistor. This is motivated by the previous observation of a gate-tunable NDR, where we have investigated the performance metrics and scaling capabilities of back-gated and single-topgated Al-Ge-Al NW FETs.²⁷

By applying $V_{PG} = 5$ V, setting the junction with a higher transparency for electrons, the downward band bending results in an enhancement of electron injection due to the barrier becoming thinner. Nevertheless, distinct to the injection of holes in the *p*-mode, only the electrons that have higher thermal energies that surpass the relatively high energy barrier are injected by thermionic emission into the semiconductor region. The high Schottky barrier for electrons is the result of our Al-Ge heterostructure, which is not available in other typical metal contacts to Ge, as with conventional metal germanide contacts. Based on the Gunn-effect originally observed by J.B. Gunn²¹ and interpreted with the electron transferred effect by H. Kroemer⁴⁴ with the help of the theoretical work of C. Hilsum,²² and B.K. Ridley – T.B. Watkins⁴⁵ a voltage controlled NDR region is observed in the output characteristics of our devices" Thereto, the injected electrons, that in our case already have a high thermal energy, surpassing the barrier gain even more energy across the channel when accelerated with sufficiently large biases to be scattered from the energetically favorable conduction band valley, characterized by a low effective mass to a heavy effective mass valley nearby.²⁶ Although the L- and Γ -minima are energetically close in energy (0.66 eV vs. 0.8 eV), based on the calculation of the coupling constants between the conduction band valleys in bulk Ge (see Table S1), it was shown that the transferred electron effect is more likely to apply involving the Land X-minima rather than the L- and Γ -minima, with respective effective masses of m_L^* = 0.082 m_0 and $m_X^* = 0.288 \text{ m}_0.^{46}$ A schematic illustration of the electron transfer from the L- and X-minima is shown in the lower inset of Figure 3. A more detailed energy band-structure of Ge with all energy band-gaps is shown in Figure S6. Consequently, linearly increasing V_D while monitoring I_D for different V_{CG} between 0 V and 5 V, Figure 3 reveals voltage controlled NDR features with progressive enhancement for higher V_{CG}. To characterize this effect, the most important parameter is the peak-to-valley ratio (PVR), which is defined by I(V_{Peak}) / I(V_{Valley}).¹⁷ A large and stable PVR is highly anticipated for logic applications.^{15,17} As the electron concentration in the Ge channel can be modulated by varying V_{CG}, a tunable PVR is observed. Consequently, starting with V_{CG} = 3 V the PVR increases from 1.2 to 7.7 at V_{CG} = 5 V. In comparison with Ge quantum dot tunneling diodes,⁴⁷ Si and Si/SiGe resonant interband tunneling diodes,^{19,48} the room-temperature PVR of our best performing RFET devices is approximately a factor 10 larger. In total the characteristic of more than 10 similar devices has been measured and analyzed. All devices showed a stable and reproducible RFET and NDR characteristic.

Previously, we have also investigated the scalability of NDR in back- and single top-gated Ge NWs.²⁷ We found that shrinking the Ge channel length to $L_{Ge} = 150$ nm, a room-temperature PVR of 4.5 can be maintained and V_{Peak} can be reduced down to 0.9 V. Whereas, for this work, due to the three top-gate architecture, we have used longer Ge channels, we forecast that the current levels could be improved using a dense parallel arrangement of NWs, as carried out in Pregl *et al.*⁴⁹ by contact printing or Wind *et al.*²⁹ by top-down fabrication.

Moreover, as the purpose of the PGs is to lower the injection barrier for electrons (in the case of the NDR-mode), they can be used to tune the NDR. However, this was found to be limited to the peak-current, not V_{Peak} . As we were aiming for maximizing the peak current, we focused on the maximum positive voltage on the PGs of 5 V. We believe that scaling down the gate-oxide thickness, the top-gate voltages could be significantly reduced and an even better gating of the barriers at the Al-Ge junctions could be achieved.

Most importantly, as shown in the upper inset of Figure 3, our RFET device is capable of modulating V_{Peak} via V_{CG} between $V_D = 4.1$ V and 2.7 V. Hence, a cascode of devices, each biased with different V_{CG} , would result in an I/V characteristic comprising several overlapping NDR regions that could be used as MOBILE devices, enabling both NAND and NOR operations.^{17,50} Moreover, this highly desired device behavior could also be effectively used for small footprint and energy efficient computational MVL, where the radix is set by the number of devices connected in series. Notably, as shown by recent circuit simulations, exploiting such characteristics, complex logic functions such as multi-value adders revealing a significantly reduced circuit propagation delay *vs*. conventional CMOS could be realized.^{14,16,18}



Figure 3. I/V characteristic of a RFET device with $L_{Ge} = 1180$ nm for $V_{PG} = 5$ V and V_{CG} voltages between 0 V and 5 V showing the enhancement of NDR with increasing V_{CG} . The upper inset shows the V_{Peak} tunability on V_{CG} . The lower inset depicts a schematic representation of the band structure of Ge with indicated electron transfer from the L-valley into the X-valley enabling NDR.

Further, Figure 4 shows the typical temperature dependence of the NDR mode, recorded for applying $V_{CG} = 5$ V. Due to increased thermal excitation and thus a higher electron concentration in the L-valley, the current peak before the NDR region is shifted to lower electric fields for higher temperatures. Further, associated with a decrease of transfer efficiency due to a smaller scattering mean free path related to thermal excitation of charge carriers, the PVR decreases for increasing temperatures.¹⁵ Moreover, we note that not only the electron concentration in the L-valley increases at elevated temperatures, but both the high and low effective mass sub bands *i.e.* the Γ_1 - and X-valley are also being thermally populated. Thus, the transfer of electrons from the L- to the Γ_1 - and X-valley does not make any noticeable decrease of current expected from the effective mass difference. Consequently, a superposition of the thermally populated charge carriers and the electrons transferred by the Gunn-effect is evident. This can be illustrated by plotting the ratio of populations (n) at $E_{\Gamma 1}$ and E_X with respect to E_L as a function of temperature (see Figure S7).^{51,52} As the ratio n_X/n_L shows a steep increase vs. temperature compared to *i.e.* $n_{\Gamma 1}/n_L$, the Gunn-effect appears weaker at elevated temperatures. Additionally, the efficiency of the scattering of electrons from the L- to the X-valley degrades. Despite pioneering work on the temperature dependence of Gunn-effect based on phonon scattering in highly strained Si NWs^{23,53} and *n*-type InSb devices,²⁴ theoretical and experimental investigations of the thermal stability of NDR in Ge is still elusive.

The inset of Figure 4 shows the evaluation of the average PVR for temperatures between T = 295 K and 380 K of five similar devices. Linearly fitting the data, the average PVR decreases from 10.9 at T = 295 K to 1.2 at T = 360 K with a rate of approximately 0.1/K. Further, an average decrease of the current of about 50 % for increasing the temperature from T = 295 K to 360 K. NDR could be observed even for temperatures up to T = 360 K, which is an important prerequisite for realistic logic applications and proves the capabilities of the proposed device concept.



Figure 4. I/V characteristic recorded for $V_{CG} = V_{PG} = 5$ V of a RFET device, recorded for temperatures between T = 295 K and 380 K. The inset shows the average temperature related *PVR* decrease.

CONCLUSIONS

In conclusion, we have embedded a quasi-1D monocrystalline Al-Ge-Al NW heterostructure into a three-gate transistor architecture capable of delivering charge carrier polarity control and furthermore to enable distinct programmable NDR at runtime. NDR could be observed even for temperatures up to T = 360 K, which is an important prerequisite for realistic logic applications and proves the capabilities of the proposed device concept. Most importantly, our device concept enables a modulation of both the *PVR* and the position of the NDR peak. Hence, a cascode of devices, each biased with a different voltage on the CG, would result in an I/V characteristic comprising several overlapping NDR regions that could be used as MOBILE devices, enabling both NAND and NOR operations. Consequently, the presented NDR-mode RFET concept offers a platform enabling applications such as static memory cells, fast switching logic circuits or small footprint and energy efficient computational MVL. In this respect, our investigations might provide a significant step towards a beyond CMOS approach enabling functional diversification and alternative computing.

METHODS/EXPERIMENTAL

Device fabrication:

The starting materials were Ge NWs with diameters of approximately 30 nm grown on a Si (111) substrate using the VLS process with germane (GeH₄, 2% diluted in He) as precursor and a 2 nm thick sputtered Au layer as growth promoting catalyst. The growth was performed in a low-pressure hot wall CVD chamber. Subsequent to the growth, the Ge NWs were coated with 20 nm high-k Al₂O₃ using atomic layer deposition. The passivated Ge NWs were drop-casted onto a 100 nm thick thermally grown SiO₂ layer atop of a 500 μ m thick highly *p*-doped Si substrate. Al contacts to the Ge NWs were fabricated by a combination of electron beam lithography, 22 s of BHF (7:1) etching and 5 s HI (30%) etching to remove the Al₂O₃-shell as well as the native Ge oxide shell at the contact area, 100 nm Al sputter deposition and lift-off techniques. A successive thermally induced exchange reaction by rapid thermal annealing at a temperature of T = 624 K in forming-gas atmosphere initiates the substitution of Ge by Al.^{31,32,54} Facilitating this heterostructure formation scheme allows the integration of single-crystalline monolithic Al-Ge-Al NW heterostructures with tunable channel lengths. Further, omega-shaped Ti/Au top-gates were fabricated using a combination of electron beam lithography, Ti/Au evaporation (8 nm Ti, 125 nm Au) and lift-off techniques.

High-resolution HAADF STEM:

HAADF STEM was performed on Al-Ge-Al NW heterostructures fabricated on 40 nm thick Si₃N₄ membranes using a probe-corrected FEI Titan Themis, working at 200 kV. The Al-Ge interface in the shown images is viewed along the [112] direction of observation of the Ge crystal.

Electrical characterization:

The electrical measurements were carried out at room temperature and ambient conditions using a combination of a semiconductor analyzer (HP 4156B) and a probe station. Source-measure units were used for all device terminals. Gate currents were found to be below 1 pA. To minimize the influence of ambient light as well as electromagnetic fields, the probe station was placed in a dark box.

ASSOCIATED CONTENT

Supporting Information Available:

Estimated effective energy barrier of an Al-Ge-Al NW heterostructure, analysis of the electrical transport of a top-gated Al-Ge-Al NW heterostructure, evaluation of the transconductance and extraction of the threshold voltage of the three-gate Ge RFET, temperature dependent *p*- and *n*-type subthreshold transfer characteristics of the three-gate Ge RFET, more detailed band-structure of Ge including all energy band-gaps, calculated coupling coefficients between the conduction band valleys in Ge, simplified estimation of the charge carrier population in the Γ_1 - and X-valley in dependence of the temperature regime of 295 – 380 K, examples for NDR-mode RFET circuits. This material is available free of charge *via* the Internet at http://pubs.acs.org.

AUTHOR INFORMATION

Corresponding Author

* E-mail: walter.weber@tuwien.ac.at

Author Contributions

M.S. and R.B. contributed equally to this work. M.S. and R.B. performed the device fabrication. R.B., M.S. and D.F. conducted the measurements. M.A.L. and M.I.H. carried out the TEM characterization and analysis. A.L. provided helpful feedback and commented on the manuscript. M.S. and W.M.W. conceived the project and contributed essentially to the experimental design. All authors analyzed the results and helped to shape the research and manuscript.

Notes

The authors declare no competing financial interest.

ACKNOWLEDGEMENT

The authors further thank the Center for Micro- and Nanostructures for providing the cleanroom facilities.

REFERENCES

- Lu Tan; Neng Wang. Future Internet: The Internet of Things. In 2010 3rd International Conference on Advanced Computer Theory and Engineering(ICACTE), Chengdu, China; IEEE, 2010, Vol. 5, pp V5-376-V5-380.
- Weber, W. M.; Heinzig, A.; Trommer, J.; Martin, D.; Grube, M.; Mikolajick, T.
 Reconfigurable Nanowire Electronics A Review. *Solid-State Electronics* 2014, *102*,

12–24.

- Radamson, H. H.; Zhu, H.; Wu, Z.; He, X.; Lin, H.; Liu, J.; Xiang, J.; Kong, Z.; Xiong, W.; Li, J.; Cui, H.; Gao, J.; Yang, H.; Du, Y.; Xu, B.; Li, B.; Zhao, X.; Yu, J.; Dong, Y.; Wang, G. State of the Art and Future Perspectives in Advanced CMOS Technology. *Nanomaterials* 2020, 10, 1555.
- Heinzig, A.; Slesazeck, S.; Kreupl, F.; Mikolajick, T.; Weber, W. M. Reconfigurable
 Silicon Nanowire Transistors. *Nano Letters* 2012, *12*, 119–124.
- Glassner, S.; Zeiner, C.; Periwal, P.; Baron, T.; Bertagnolli, E.; Lugstein, A.
 Multimode Silicon Nanowire Transistors. *Nano Letters* 2014, *14*, 6699–6703.
- Yu, B.; Sun, X. H.; Calebotta, G. A.; Dholakia, G. R.; Meyyappan, M. One-Dimensional Germanium Nanowires for Future Electronics. *Journal of Cluster Science* 2006, *17*, 579–597.
- (7) Rai, S.; Rupani, A.; Walter, D.; Raitza, M.; Heinzig, A.; Baldauf, T.; Trommer, J.;
 Mayr, C.; Weber, W. M.; Kumar, A. A Physical Synthesis Flow for Early Technology Evaluation of Silicon Nanowire Based Reconfigurable FETs. In *2018 Design, Automation & Test in Europe Conference & Exhibition (DATE)*, Dresden, Germany;
 IEEE, 2018, Vol. 1, pp 605–608.
- (8) Havemann, R. H.; Hutchby, J. A. High-Performance Interconnects: An Integration Overview. *Proceedings of the IEEE* 2001, *89*, 586–601.
- Marchi, M. De; Zhang, J.; Frache, S.; Sacchetto, D.; Gaillardon, P.-E.; Leblebici, Y.;
 Micheli, G. De. Configurable Logic Gates Using Polarity-Controlled Silicon Nanowire
 Gate-All-Around FETs. *IEEE Electron Device Letters* 2014, 35, 880–882.
- (10) Amarú, L.; Gaillardon, P.-E.; De Micheli, G. Biconditional BDD: A Novel Canonical BDD for Logic Synthesis Targeting XOR-Rich Circuits. In 2013 Proceedings of the Conference on Design, Automation and Test in Europe (DATE), San Jose, USA, pp 1014–1017.

- (11) Gaillardon, P.-E.; De Marchi, M.; Amarù, L.; Bobba, S.; Sacchetto, D.; Leblebici, Y.;
 De Micheli, G. Towards Structured ASICs Using Polarity-Tunable Si Nanowire
 Transistors. In 2013 Proceedings of the 50th Annual Design Automation Conference
 (ACM), New York, USA, p 1.
- (12) Raitza, M.; Kumar, A.; Volp, M.; Walter, D.; Trommer, J.; Mikolajick, T.; Weber, W.
 M. Exploiting Transistor-Level Reconfiguration to Optimize Combinational Circuits.
 In 2017 Design, Automation & Test in Europe Conference & Exhibition (DATE),
 Dresden, Germany; IEEE, 2017, pp 338–343.
- (13) Smith, K. C. A Multiple Valued Logic: A Tutorial and Appreciation. *Computer* 1988, 21, 17–27.
- Berezowski, K. S.; Vrudhula, S. B. K. Multiple-Valued Logic Circuits Design Using Negative Differential Resistance Devices. In 2007 37th International Symposium on Multiple-Valued Logic (ISMVL'07), Oslo, Norway; IEEE, 2007, pp 24–24.
- Berger, P. R.; Ramesh, A. Negative Differential Resistance Devices and Circuits;
 Elsevier BV., Amsterdam, Netherlands, 2011.
- (16) Andreev, M.; Choi, J.-W.; Koo, J.; Kim, H.; Jung, S.; Kim, K.-H.; Park, J.-H. Negative Differential Transconductance Device with a Stepped Gate Dielectric for Multi-Valued Logic Circuits. *Nanoscale Horizons* 2020, *5*, 1378–1385.
- (17) Liang, D.-S.; Tai, C.-C.; Gan, K.-J.; Tsai, C.-S.; Chen, Y.-H. Design of AND and NAND Logic Gate Using NDR-Based Circuit Suitable for CMOS Process. In 2006 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS 2006), Singapore; IEEE, 2006, pp 1325–1328.
- (18) Gonzalez, A. F.; Bhattacharya, M.; Kulkarni, S.; Mazumder, P. Standard CMOS
 Implementation of a Multiple-Valued Logic Signed-Digit Adder Based on Negative
 Differential-Resistance Devices. In 2000 Proceedings 30th IEEE International
 Symposium on Multiple-Valued Logic (ISMVL 2000), Portland, USA; IEEE Comput.

Soc, 2000, pp 323–328.

- (19) Si-Young Park; Anisha, R.; Berger, P. R.; Loo, R.; Ngoc Duy Nguyen; Takeuchi, S.;
 Caymax, M. Si/SiGe Resonant Interband Tunneling Diodes Incorporating Delta Doping Layers Grown by Chemical Vapor Deposition. *IEEE Electron Device Letters* 2009, *30*, 1173–1175.
- (20) Herzig, M.; Weiher, M.; Ascoli, A.; Tetzlaff, R.; Mikolajick, T.; Slesazeck, S. Multiple Slopes in the Negative Differential Resistance Region of NbOx-Based Threshold Switches. *Journal of Physics D: Applied Physics* 2019, *52*, 325104.
- (21) Gunn, J. B. Microwave Oscillations of Current in III–V Semiconductors. *Solid State Communications* **1963**, *1*, 88–91.
- (22) Hilsum, C. Transferred Electron Amplifiers and Oscillators. *Proceedings of the IRE* 1962, *50*, 185–189.
- (23) Shiri, D.; Verma, A.; Nekovei, R.; Isacsson, A.; Selvakumar, C. R.; Anantram, M. P.
 Gunn-Hilsum Effect in Mechanically Strained Silicon Nanowires: Tunable Negative
 Differential Resistance. *Scientific Reports 2018 8:1* 2018, *8*, 1–10.
- (24) Smith, J. E.; Nathan, M. I.; McGroddy, J. C.; Porowski, S. A.; Paul, W. Gunn Effect in *n*-Type InSb. *Applied Physics Letters* 1969, *15*, 242–245.
- (25) Suntornwipat, N.; Majdi, S.; Gabrysch, M.; Friel, I.; Isberg, J. Observation of Transferred-Electron Oscillations in Diamond. *Applied Physics Letters* 2019, *115*, 192101.
- (26) Butcher, P. N. The Gunn Effect. Reports on Progress in Physics 1967, 30, 303.
- (27) Böckle, R.; Sistani, M.; Eysin, K.; Bartmann, M. G.; Luong, M. A.; den Hertog, M. I.; Lugstein, A.; Weber, W. M. Gate-Tunable Negative Differential Resistance in Next-Generation Ge Nanodevices and Their Performance Metrics. *Advanced Electronic Materials* 2021, 7, 2001178.
- (28) Wagner, R. S.; Ellis, W. C. Vapor-Liquid-Solid Mechanism of Single Crystal Growth.

Applied Physics Letters **1964**, *4*, 89–90.

- Wind, L.; Sistani, M.; Song, Z.; Maeder, X.; Pohl, D.; Michler, J.; Rellinghaus, B.;
 Weber, W. M.; Lugstein, A. Monolithic Metal–Semiconductor–Metal Heterostructures
 Enabling Next-Generation Germanium Nanodevices. *ACS Applied Materials & Interfaces* 2021, *13*, 12393–12399.
- Brunbauer, F. M.; Bertagnolli, E.; Majer, J.; Lugstein, A. Electrical Transport
 Properties of Single-Crystal Al Nanowires. *Nanotechnology* 2016, 27, 385704.
- (31) Kral, S.; Zeiner, C.; Stöger-Pollach, M.; Bertagnolli, E.; den Hertog, M. I.; Lopez-Haro, M.; Robin, E.; El Hajraoui, K.; Lugstein, A. Abrupt Schottky Junctions in Al/Ge Nanowire Heterostructures. *Nano Letters* 2015, *15*, 4783–4787.
- (32) El Hajraoui, K.; Luong, M. A.; Robin, E.; Brunbauer, F.; Zeiner, C.; Lugstein, A.;
 Gentile, P.; Rouvière, J.-L.; Den Hertog, M. *In Situ* Transmission Electron Microscopy Analysis of Aluminum–Germanium Nanowire Solid-State Reaction. *Nano Letters* 2019, *19*, 2897–2904.
- (33) Marshall, E. D.; Wu, C. S.; Pai, C. S.; Scott, D. M.; Lau, S. S. Metal-Germanium Contacts and Germanide Formation. *MRS Proceedings* 1985, 47, 161.
- (34) Yaish, Y. E.; Katsman, A.; Cohen, G. M.; Beregovsky, M. Kinetics of Nickel Silicide Growth in Silicon Nanowires: From Linear to Square Root Growth. *Journal of Applied Physics* 2011, *109*, 094303.
- (35) Tang, J.; Wang, C.-Y.; Xiu, F.; Zhou, Y.; Chen, L.-J.; Wang, K. L. Formation and Device Application of Ge Nanowire Heterostructures *via* Rapid Thermal Annealing. *Advances in Materials Science and Engineering* **2011**, *2011*, 1–16.
- Breil, N.; Lavoie, C.; Ozcan, A.; Baumann, F.; Klymko, N.; Nummy, K.; Sun, B.;
 Jordan-Sweet, J.; Yu, J.; Zhu, F.; Narasimha, S.; Chudzik, M. Challenges of Nickel
 Silicidation in CMOS Technologies. *Microelectronic Engineering* 2015, *137*, 79–87.
- (37) Grzela, T.; Capellini, G.; Koczorowski, W.; Schubert, M. A.; Czajka, R.; Curson, N. J.;

Heidmann, I.; Schmidt, T.; Falta, J.; Schroeder, T. Growth and Evolution of Nickel Germanide Nanostructures on Ge(001). *Nanotechnology* **2015**, *26*, 385701.

- (38) Trommer, J.; Heinzig, A.; Mühle, U.; Löffler, M.; Winzer, A.; Jordan, P. M.; Beister, J.; Baldauf, T.; Geidel, M.; Adolphi, B.; Zschech, E.; Mikolajick, T.; Weber, W. M. Enabling Energy Efficiency and Polarity Control in Germanium Nanowire Transistors by Individually Gated Nanojunctions. *ACS Nano* 2017, *11*, 1704–1711.
- (39) Weber, W. M.; Trommer, J.; Grube, M.; Heinzig, A.; Konig, M.; Mikolajick, T.
 Reconfigurable Silicon Nanowire Devices and Circuits: Opportunities and Challenges.
 In 2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), New Jersey, USA; IEEE, 2014, pp 1–6.
- (40) Beister, J.; Wachowiak, A.; Heinzig, A.; Trommer, J.; Mikolajick, T.; Weber, W. M. Temperature Dependent Switching Behaviour of Nickel Silicided Undoped Silicon Nanowire Devices. *physica status solidi (c)* 2014, *11*, 1611–1617.
- (41) Baldauf, T.; Heinzig, A.; Mikolajick, T.; Weber, W. M. Scaling Aspects of Nanowire Schottky Junction Based Reconfigurable Field Effect Transistors. In 2019 Joint International EUROSOI Workshop and International Conference on Ultimate Integration on Silicon (EUROSOI-ULIS), Grenoble, France; IEEE, 2019, pp 1–4.
- (42) Sze, S. M.; NG, K. K. *Physics of Semiconductor Devices*; John Wiley & Sons, Inc., New Jersey, USA, 2006.
- (43) Prakash, A.; Ilatikhameneh, H.; Wu, P.; Appenzeller, J. Understanding Contact Gating in Schottky Barrier Transistors from 2D Channels. *Scientific Reports* 2017, *7*, 12596.
- (44) Kroemer, H. Theory of the Gunn Effect. *Proceedings of the IEEE* 1964, *52*, 1736–1736.
- (45) Ridley, B. K.; Watkins, T. B. The Possibility of Negative Resistance Effects in Semiconductors. *Proceedings of the Physical Society* 1961, 78, 293.
- (46) Jacoboni, C.; Nava, F.; Canali, C.; Ottaviani, G. Electron Drift Velocity and Diffusivity

in Germanium. *Physical Review B* **1981**, *24*, 1014–1026.

- (47) Oehme, M.; Karmous, A.; Sarlija, M.; Werner, J.; Kasper, E.; Schulze, J. Ge Quantum Dot Tunneling Diode with Room Temperature Negative Differential Resistance.
 Applied Physics Letters 2010, 97, 012101.
- (48) Schmid, H.; Bessire, C.; Björk, M. T.; Schenk, A.; Riel, H. Silicon Nanowire Esaki Diodes. *Nano Letters* 2012, *12*, 699–703.
- (49) Pregl, S.; Weber, W. M.; Nozaki, D.; Kunstmann, J.; Baraban, L.; Opitz, J.; Mikolajick,
 T.; Cuniberti, G. Parallel Arrays of Schottky Barrier Nanowire Field Effect Transistors:
 Nanoscopic Effects for Macroscopic Current Output. *Nano Research* 2013, *6*, 381–388.
- (50) Chen, K. J.; Akeyoshi, T.; Maezawa, K. Monostable-Bistable Transition Logic Elements (MOBILEs) Based on Monolithic Integration of Resonant Tunneling Diodes and FETs. *Japanese Journal of Applied Physics* 1995, *34*, 1199–1203.
- (51) Conwell, E. M. *High Field Transport in Semiconductors*; Academic Press: New York, USA, 1967.
- (52) Ioffe Institute. Germanium Band Structure and Carrier Concentration
 http://www.ioffe.ru/SVA/NSM/Semicond/Ge/bandstr.html (accessed Jul 3, 2021).
- (53) Shiri, D.; Verma, A.; Selvakumar, C. R.; Anantram, M. P. Reversible Modulation of Spontaneous Emission by Strain in Silicon Nanowires. *Scientific Reports* 2012, *2*, 461.
- (54) Sistani, M.; Staudinger, P.; Greil, J.; Holzbauer, M.; Detz, H.; Bertagnolli, E.;
 Lugstein, A. Room-Temperature Quantum Ballistic Transport in Monolithic
 Ultrascaled Al–Ge–Al Nanowire Heterostructures. *Nano Letters* 2017, *17*, 4556–4561.