An efficient FPGA overlay for MPI-2 RMA parallel applications - Archive ouverte HAL Access content directly
Conference Papers Year : 2022

An efficient FPGA overlay for MPI-2 RMA parallel applications


Design productivity issues, including difficult hardware design and long compile times, are major barriers to the widespread adoption of FPGA-based accelerations in mainstream computing. Enabling virtualized execution of software and hardware tasks on FPGA platforms would make them more accessible to application developers accustomed to software API abstractions such as MPI and fast development cycles. In this work, we show that the MATIP platform provides a viable and efficient FPGA overlay architecture for the design of MPI parallel applications. We support this with a parallel model implementation of a feature extraction algorithm for tone language recognition, which is shown to be at least 7 times more efficient than a C++ MPI-2 RMA implementation of the same parallel model on a CPU and almost 3 times more efficient than a naive FPGA IP implementation.
Fichier principal
Vignette du fichier
NEWCAS2022_Mba.pdf (902.76 Ko) Télécharger le fichier
Origin : Files produced by the author(s)

Dates and versions

hal-03790485 , version 1 (28-09-2022)



Mathieu Leonel Mba, Roland Christian Gamom Ngounou Ewo, Julien Denoulet, Paulin Melatagia Yonta, Bertrand Granado. An efficient FPGA overlay for MPI-2 RMA parallel applications. 2022 20th IEEE Interregional NEWCAS Conference (NEWCAS), Jun 2022, Québec, Canada. pp.412-416, ⟨10.1109/NEWCAS52662.2022.9842139⟩. ⟨hal-03790485⟩
61 View
43 Download



Gmail Facebook X LinkedIn More