(Invited) Innovations in Transistor Architecture and Device Connectivity Options for Advanced Logic Scaling - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue ECS Transactions Année : 2022

(Invited) Innovations in Transistor Architecture and Device Connectivity Options for Advanced Logic Scaling

Résumé

We report on vertically stacked nanosheet (NS) FET devices as the most promising candidates to replace finFETs, discussing some of their key features and potential extension and/or alternative options to help preserve the power, performance, area, and cost (PPAC) logic roadmap for advanced sub-5nm technology nodes, being also attractive for cold computing. In addition, given the increased complexity and cost in back-end-of-line processing, to take full advantage of the scaling performance benefits at transistor level it has also become ever more pressing to address signal and power wiring bottlenecks. The concept of moving power delivery to the wafer’s backside has been gaining traction and we will thus also explore it in this work by combining logic and 3D technologies and assess its feasibility by evaluating the impact of 3D processing on device characteristics.
Fichier non déposé

Dates et versions

hal-03784469 , version 1 (23-09-2022)

Identifiants

Citer

Anabela Veloso, Geert Eneman, Eddy Simoen, Bogdan Cretu, An de Keersgieter, et al.. (Invited) Innovations in Transistor Architecture and Device Connectivity Options for Advanced Logic Scaling. ECS Transactions, 2022, 108 (2), pp.31-42. ⟨10.1149/10802.0031ecst⟩. ⟨hal-03784469⟩
6 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More