

## Interpretation of 28 nm FD-SOI quantum dot transport data taken at 1.4 K using 3D Quantum TCAD simulations

Ioanna Kriekouki, Félix Beaudoin, Pericles Philippopoulos, Chenyi Zhou, Julien Camirand-Lemyre, Sophie Rochette, Salvador Mir, Manuel Barragan, Michel Pioro-Ladrière, Philippe Galy

### ▶ To cite this version:

Ioanna Kriekouki, Félix Beaudoin, Pericles Philippopoulos, Chenyi Zhou, Julien Camirand-Lemyre, et al.. Interpretation of 28 nm FD-SOI quantum dot transport data taken at 1.4 K using 3D Quantum TCAD simulations. 8th Joint International EuroSOI Workshop and International Conference on Ultimate Integration on Silicon (EuroSOI-ULIS 2022), May 2022, Udine, Italy. 10.1016/j.sse.2022.108355. hal-03765899

## HAL Id: hal-03765899 https://hal.science/hal-03765899

Submitted on 31 Aug 2022  $\,$ 

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution - NonCommercial 4.0 International License

# Interpretation of 28 nm FD-SOI quantum dot transport data taken at 1.4 K using 3D Quantum TCAD simulations

Ioanna Kriekouki<sup>[1,2,3]</sup>, Félix Beaudoin<sup>[4]</sup>, Pericles Philippopoulos<sup>[4]</sup>, Chenyi Zhou<sup>[4]</sup>, Julien Camirand-Lemyre<sup>[3]</sup>, Sophie Rochette<sup>[3]</sup>, Salvador Mir<sup>[2]</sup>, Manuel J. Barragan<sup>[2]</sup>, Michel Pioro-Ladrière<sup>[3]</sup>, and Philippe Galy<sup>[1]</sup>

[1] STMicroelectronics, 850 rue Jean Monnet, 38920 Crolles, France
[2] Université Grenoble Alpes, CNRS, Grenoble INP, TIMA F-38000 Grenoble, France
[3] Institut quantique, Université de Sherbrooke, 2500 Boulevard de l'Université, Sherbrooke QC J1K 2R1, Canada
[4] Nanoacademic Technologies Inc., Suite 802, 666 rue Sherbrooke Ouest, Montréal QC H3A 1E7, Canada

Abstract— Reliable operation of nanoscale CMOS quantum dot devices at cryogenic temperatures fabricated with standard manufacturing techniques is of great importance for quantum computing applications. We investigated the behavior of an Ultra Thin Body and Buried oxide (UTBB) Fully Depleted Silicon-On-Insulator (FD-SOI) quantum dot device fabricated using the standard fabrication process of STMicroelectronics at very low temperatures. The performance of the quantum dot device is simulated and analyzed using the 3D Quantum Technology Computer Aided Design (QTCAD) software recently developed by Nanoacademic Technologies, achieving convergence down to 1.4 K. In this paper we present preliminary simulation results of this work and compare them with actual experimental data collected from measurements of the same device.

Keywords- FD-SOI CMOS, silicon quantum dots, quantum computation, 3D TCAD simulations, cryogenic temperatures

### I. INTRODUCTION

Quantum computers, which use quantum bits (qubits) as their building blocks, harness the phenomena of quantum mechanics to deliver disruptive advantages over a wide range of classical technologies. A promising approach to the implementation of a physical qubit is via silicon quantum dot architectures, in which the quantum system used for quantum information processing is the spin of an electron or a hole confined in a quantum dot [1, 2].

Qubits based on silicon quantum dots in conventional CMOS technologies promise to enable reproducible, high-yield industrial manufacturing and co-integration with classical control hardware, two decisive steps toward scalability [3-5]. In addition, by shortening R&D cycles, industrial spin-qubit production promises to accelerate the development of novel devices coupling several qubits together for large scale, high-fidelity logical operations.

Our goal towards a scalable qubit architecture is to develop a silicon-based qubit structure fabricated using exclusively CMOS industrial manufacturing techniques.

More precisely, our device is based on the 28nm Ultra-Thin Body and Buried oxide (UTBB) Fully Depleted Silicon-On-Insulator (FD-SOI) technology node of STMicroelectronics which has already demonstrated functional operation at cryogenic temperatures [6-9]. In order to define a consistent and fast design flow for the device, it is crucial to predict its performance at cryogenic temperatures and to understand the electrical and quantum phenomena that will occur in the device in a simulation environment, before actually fabricating the device. This is a key step to avoid lengthy fabricationand-measurement optimization loops that would be extremely time-consuming due to the long fabrication and characterization cycles. For this reason, in this work we demonstrate the use of a 3D Quantum Technology Computer Aided Design (QTCAD) simulation tool for modeling our quantum dot device at cryogenic temperatures [10].

### ACKNOWLEDGMENTS

The authors of this paper would like to thank all the colleagues from STMicroelectronics who contributed to the design and fabrication of the samples, and especially F. Arnaud, C. Gardin, A. Poulin, K. Tournon, N. Guitar, C. Charbuillet, and T. Bédécarrats. They would also like to thank all the colleagues from the Institut quantique for their technical support during the experimental process, and especially M. Lacerte, C. Lupien, B. Rivard, and S. Pelletier. This work was supported by the French program Conventions Industrielles de Formation par la Recherche (CIFRE), Natural Sciences, Canada First Research Excellence Fund (CFREF), and Engineering Research Council of Canada (NSERC).



Figure 1. (a) TEM image illustrating the cross-section of a typical FD-SOI MOSFET. Image taken from [11]. (b) Schematic representation showing the top view of the quantum dot architecture developed and studied in this work. The source (S), drain (D), back gate (BG), and the polysilicon gates (FGT, FGB, G1, G2, G3) are indicated in the figure.



Figure 2. 3D model of the FD-SOI nanostructure from the layout used for fabrication of the device via Gmsh [12] and the QTCAD simulation tool. The device is used to form electrostatically defined quantum dots under the electrodes for quantum computing applications. (a) Cross-section along the y-axis illustrating the two parts of the front gate (red), the gate G2 (red) and the silicon channel (pale green) grown on the BOX (gray). (b) Cross-section along the x-axis illustrating the channel, the front gate lying on the silicon film and the gate G3 that lies on the oxide. (c) Cross section along the x-axis presenting the channel, the epitaxially grown source and drain, the spacers, the gate stack and, finally, the gate oxide. The darkest green shade indicates surfaces at which Ohmic boundary conditions are imposed in the simulations.

#### REFERENCES

- D. Loss, and D. P. Divincenzo, "Quantum computation with quantum dots", Phys. Rev. A, vol. 57, 120, January 1998.
- [2] B. E. Kane, "A silicon-based nuclear spin quantum computer", Nature, vol. 393, pp. 133-137, May 1998.
- [3] R. Maurand et al., "A CMOS silicon spin qubit", Nat. Commun., vol. 7, no. 13575, November 2016.
- [4] M. Veldhorst, H.G.J. Eenink, C.H. Yang, and A.S. Dzurak, "Silicon CMOS architecture for a spin-based quantum computer", Nat. Commun., vol. 8, no. 1766, December 2017.
- [5] L. Hutin et al., "SOI CMOS technology for quantum information processing", 2017 IEEE International Conference on IC Design and Technology (ICICDT), pp. 1–4. IEEE, May 2017.
- [6] P. Galy et al., "Cryogenic temperature characterization of a 28-nm FD-SOI dedicated structure for advanced CMOS and quantum technologies co-integration", IEEE J. Electron Devices Soc., vol. 6, pp. 594–600, May 2018.



Figure 3. Measured current as a function of  $V_{BG}$  and  $V_{G2}$  forming the charge stability diagram. Density plot: experimenally measured current. Blue dots: numerical calculations of the band diagram predicting blocked transport. Red dots: numerical calculations predicting allowed transport. In the device measured at 1.4 K, a transport apex is identified at  $(V_{G2}, V_{BG}) = (0.34, 2.24)$  V (white circle). In the simulated device, it is identified at  $(V_{G2}, V_{BG}) = (0.0,$ 3.7) V. The numerical data have been shifted in the  $V_{G2}$  and  $V_{BG}$ axes by 0.34V and -1.46V, respectively, so that these two apexes fit together.



Figure 4. Experimental evidence and numerical simulations supporting the presence of corner dots near G1 and G3. (a) Numerical calculation of the conduction band edge. (b) Numerical calculation of the ground state of single electrons near G1. (c) Experimental triangulation of the quantum dots. Quantum dots are expected to form where the blue shade is the darkest.

- [7] H. Bohuslavskyi et al., "Cryogenic subthreshold swing saturation in FD-SOI MOSFETs described with band broadening", IEEE Electron Device Lett., vol. 40, pp. 784-787, March 2019.
- [8] M. Casse et al., "Evidence of 2D intersubband scattering in thin film Fully Depleted Silicon-On-Insulator transistors operating at 4.2K", Appl. Phys. Lett., vol. 116, no. 24, June 2020.
- [9] B. Cardoso Paz et al., "Front and back channels coupling and transport on 28 nm FD-SOI MOSFETs down to liquid-He temperature", Solid State Electron. Lett., vol. 186, December 2021.

[10] https://www.nanoacademic.com/product-page/qtcad

- [11] N. Planes et al., "28FDSOI technology for low-voltage, analog and RF applications", 2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 10– 13, October 2016.
- [12] C. Geuzaine and J.-F. Remacle. Gmsh: a three-dimensional finite element mesh generator with built-in pre- and post-processing facilities. International Journal for Numerical Methods in Engineering, vol. 79, no. 11, pp. 1309-1331, September 2009.