A single-source C++20 HLS flow for function evaluation on FPGA and beyond - Archive ouverte HAL
Conference Papers Year : 2022

A single-source C++20 HLS flow for function evaluation on FPGA and beyond

Abstract

This paper presents a framework to reuse the intelligence of RTL generators in a single-source HLS setting. This framework is illustrated by a C++ fixed-point library to generate mathematical function evaluator. A compiler flow from C++20 to Vivado IPs has been developed to make the library usable with Vitis HLS. This flow is demonstrated on two applications: an adder for the logarithmic number system, and additive sound synthesis. These experiments show that the approach allows to easily tune the precision of the types used in the application. They also demonstrate the ability to generate arbitrary function evaluator at the required precision.
Fichier principal
Vignette du fichier
2022_HEART_HLS_FixFunction.pdf (780.17 Ko) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

hal-03684757 , version 1 (01-06-2022)

Identifiers

  • HAL Id : hal-03684757 , version 1

Cite

Luc Forget, Gauthier Harnisch, Ronan Keryell, Florent de Dinechin. A single-source C++20 HLS flow for function evaluation on FPGA and beyond. HEART 2022 - 12th International Symposium on Highly Efficient Accelerators and Reconfigurable Technologies, Jun 2022, Tsukuba, Japan. ⟨hal-03684757⟩
167 View
601 Download

Share

More