



HAL
open science

Formal Semantics of H-VHDL

Vincent Iampietro

► **To cite this version:**

| Vincent Iampietro. Formal Semantics of H-VHDL. 2022. <hal-03664656>

HAL Id: hal-03664656

<https://hal.science/hal-03664656v1>

Preprint submitted on 11 May 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



HAL Authorization

Formal semantics of \mathcal{H} -VHDL

VINCENT IAMPIETRO

May 9, 2022

This document serves as a reference for the definition of the syntax and semantics of a subset of VHDL named \mathcal{H} -VHDL. \mathcal{H} -VHDL aims at the definition of synthesizable designs with a synchronous behavior (i.e. the execution of the designs is synchronized with a clock signal).

1 Abstract syntax of \mathcal{H} -VHDL

e	$::= name$	read a signal, a local variable or a generic constant value
	cst	constant
	$bop(e_1, e_2)$	binary operation
	$uop(e)$	unary operation
	(e^+)	aggregate expression
$name$	$::= id$	read a signal, local variable, or generic constant value
	$id(e)$	read value of an array signal or local variable at index e
cst	$::= n b$	natural or Boolean
bop	$::= \text{and} \text{or}$	Boolean operators
	$\text{add} \text{sub}$	natural number arithmetic
	$\text{eq} \text{ne} \text{gt} \text{ge} \text{lt} \text{le}$	comparisons
uop	$::= \text{not}$	Boolean negation

Table 1: Expressions

τ	$::= \text{bool}$	boolean
	$\text{nat}(e_1, e_2)$	natural range e_1 to e_2
	$\text{array}(\tau, e_1, e_2)$	array of τ with index range e_1 to e_2

Table 2: Type indication

ss	$::= name \leftarrow e$	assignment to a signal
	$name := e$	assignment to a local variable
	$\text{if}(e)\{ss_1\} \text{ else } \{ss_2\}$	conditional
	$\text{for}(id, e_1, e_2)\{ss\}$	range loop
	$\text{falling}\{ss\}$	falling edge block
	$\text{rising}\{ss\}$	rising edge block
	$\text{rst} \{ss_1\} \text{ else } \{ss_2\}$	reset conditional
	$ss_1;ss_2$	sequence
	null	no operation

Table 3: Sequential statements

<i>cs</i>	$::= ps$ <i>comp</i> <i>cs</i> ₁ <i>cs</i> ₂ null	process statement component (or design) instantiation statement parallel composition no operation
<i>ps</i>	$::= ps(id,$ <i>vars</i> = $\{(id, \tau)^*\}$, <i>body</i> = <i>ss</i>)	process identifier local variable declarations statement body
<i>comp</i>	$::= comp(id_e,$ <i>id</i> _e , <i>g</i> = $\{(id \Rightarrow e)^*\}$, <i>i</i> = $\{(name \Rightarrow e)^*\}$, <i>o</i> = $\{(id \Rightarrow (name open)) (id(e) \Rightarrow name)^*\}$)	component instance identifier instantiated design identifier generic constant map input port map output port map

Table 4: Concurrent statements

<i>design</i>	$::= \{gens = \{(id, \tau, e)^*\},$ <i>ports</i> = $\{((in out), id, \tau)^*\},$ <i>sigs</i> = $\{(id, \tau)^*\},$ <i>beh</i> = <i>cs</i> }	generic constants input and output ports internal signals design behavior
---------------	--	--

Table 5: Design

2 Semantic domains

Table 6: The t (type) and v (value) semantic types.

t	$::= \text{bool}$ $\quad \text{nat}(n_1, n_2)$ $\quad \text{array}(t, n_1, n_2)$	Boolean type natural range n_1 to n_2 array of t with index range n_1 to n_2
v	$::= b$ $\quad n$ $\quad a$	Boolean natural number (limited to NATMAX) array of values
a	$::= (v^+)$	

NATMAX denotes the maximum value for a natural number. The NATMAX value depends on the implementation of the VHDL language; NATMAX must at least be equal to $2^{31} - 1$.

Definition 1 (Elaborated design). *An elaborated design $\Delta \in ElDesign$ is a record $\langle G, I, O, S, P, C \rangle$ where:*

- $G \in id \rightarrow (t \times v)$ is the function yielding the type and the value of generic constants.
- $I \in id \rightarrow t$ is the function yielding the type of input ports.
- $O \in id \rightarrow t$ is the function yielding the type of output ports.
- $S \in id \rightarrow t$ is the function yielding the type of declared signals.
- $P \in id \rightarrow (id \rightarrow (t \times v))$ is the function associating process identifiers to their local environment.
- $C \in id \rightarrow ElDesign$ is the function mapping component instance identifiers to their own elaborated design version.

We assume that there is no overlapping between the identifiers of the sub-environments of an elaborate design (i.e, an identifier belongs to at most one sub-environment), and also between the identifiers of the sub-environments and the identifiers of local environments. When there is no ambiguity, we write $\Delta(x)$ to denote the value returned for identifier x , where x is looked up in the appropriate field of Δ . We write $x \in \Delta$ to state that identifier x is defined in the domain of one of Δ 's field. We note $\Delta(x) \leftarrow v$ the overriding of the value associated to identifier x with value v in the appropriate field of Δ , $\Delta \cup (x, v)$ to note the addition of the mapping from identifier x to value v in the appropriate field of Δ , that assuming $x \notin \Delta$. We write $x \in \mathcal{F}(\Delta)$, where \mathcal{F} is a field of Δ , when more precision is needed regarding the lookup of identifier x in the record Δ .

Definition 2 (Design state). *A design state $\sigma \in \Sigma$ is a couple $(\mathcal{S}, \mathcal{C})$ where:*

- $\mathcal{S} \in id \rightarrow v$ is the signal store, i.e. the function yielding the current values of ports and declared signals.
- $\mathcal{C} \in id \rightarrow \Sigma$ is the design instance store, i.e. the function yielding the current state of design instances.

When there is no ambiguity regarding which store a given identifier belongs to, we use $\sigma(id)$ as a shorthand notation for $\mathcal{S}(\sigma)(id)$ or $\mathcal{C}(\sigma)(id)$. Similarly, we write $id \in \sigma$ as a shorthand notation for $id \in \text{dom}(\mathcal{S}(\sigma))$ or $id \in \text{dom}(\mathcal{C}(\sigma))$.

3 Elaboration rules

3.1 Implicit default value

The following predicate states that a semantic type is well-formed.

$$\frac{\text{WFBOOL}}{\text{WF}(\text{bool})} \quad \frac{\text{WFNAT}}{\text{WF}(\text{nat}(l, u))} \quad l \leq u \leq \text{NATMAX} \quad \frac{\text{WFARR}}{\text{WF}(\text{array}(t, l, u))} \quad \frac{\text{WF}(t)}{\text{WF}(\text{array}(t, l, u))} \quad l \leq u \leq \text{NATMAX}$$

Table 7: Well-formed semantic type

According to the VHDL LRM, at the declaration of a port, a signal or a variable, these items must receive an implicit default value depending on their types [1, p.61, 64, 173]. The dv relation determines the default value for a given type.

$$\frac{\text{DEFAULTVBOOL}}{\text{bool} \xrightarrow{dv} \text{false}} \quad \frac{\text{DEFAULTVCNAT}}{\text{nat}(l, u) \xrightarrow{dv} l} \quad \frac{\text{DEFAULTVCARR}}{\text{array}(t, l, u) \xrightarrow{dv} \text{create_array}(size, v)} \quad \frac{\text{WF}(\text{array}(t, l, u)) \quad t \xrightarrow{dv} v}{size = (u - l) + 1}$$

Table 8: Type default value

The $\text{create_array}(size, v)$ expression yields an array of size $size$ where each element is initialized with the value v .

3.2 Typing relation

The typing relation \in_c checks that a given value conforms to a given type.

$$\frac{\text{ISBOOL}}{b \in_c \text{bool}} \quad b \in \mathbb{B} \quad \frac{\text{ISCNAT}}{\text{WF}(\text{nat}(l, u))} \quad n \in_c \text{nat}(l, u) \quad n \in [l, u] \quad \frac{\text{ISARRAY}}{\text{WF}(\text{array}(t, l, u))} \quad \frac{v_i \in_c t \quad i = 1, \dots, n}{(v_1, \dots, v_n) \in_c \text{array}(t, l, u)} \quad n = (u - l) + 1$$

3.3 Static expressions

Static expressions are either locally static or globally static; the LRM defines locally static and globally static expressions as follows.

3.3.1 Locally static expressions

The SE_l relation, defined by the following rules, states that an expression is locally static.

$$\frac{\text{LSE NAT}}{SE_l(n)} \quad n \in \mathbb{N} \quad \frac{\text{LSE BOOL}}{SE_l(b)} \quad b \in \mathbb{B} \quad \frac{\text{LSE UOP}}{SE_l(uop(e))} \quad SE_l(e) \quad \frac{\text{LSE BOP}}{SE_l(bop(e_1, e_2))} \quad SE_l(e_1) \quad SE_l(e_2)$$

3.3.2 Globally static expressions

The SE_g relation, defined by the following rules, checks that an expression is globally static in the context of an elaborated design Δ .

$$\frac{\text{GSELOCAL}}{SE_l(e)} \quad \frac{\text{GSEGEN}}{\Delta \vdash SE_g(id)} \quad id \in G(\Delta) \quad \frac{\text{GSEAGGREGATE}}{\Delta \vdash SE_g(e_i)} \quad i = 1, \dots, n$$

$$\Delta \vdash SE_g(e)$$

3.4 Type indication elaboration

The $econstr$ relation checks that a constraint is well-formed and evaluates the constraint bounds.

$$\frac{\text{ECONSTR} \quad \Delta \vdash SE_g(e_1) \quad \Delta \vdash e_1 \xrightarrow{e} n_1 \quad n_1 \in_c \text{nat}(0, \text{NATMAX}) \quad \Delta \vdash SE_g(e_2) \quad \Delta \vdash e_2 \xrightarrow{e} n_2 \quad n_2 \in_c \text{nat}(0, \text{NATMAX})}{\Delta \vdash (e_1, e_2) \xrightarrow{econstr} (n_1, n_2)} \quad n_1 \leq n_2$$

The et relation checks the well-formedness of a type indication τ , and transforms it into a semantic type t (as defined in Table 6).

$$\frac{\text{ETYPEBOOL}}{\Delta \vdash \text{bool} \xrightarrow{et} \text{bool}} \quad \frac{\text{ETYPENAT} \quad \Delta \vdash (e_1, e_2) \xrightarrow{econstr} (n_1, n_2)}{\Delta \vdash \text{nat}(e_1, e_2) \xrightarrow{et} \text{nat}(n_1, n_2)} \quad \frac{\text{ETYPEARRAY} \quad \Delta \vdash \tau \xrightarrow{et} t \quad \Delta \vdash (e_1, e_2) \xrightarrow{econstr} (n_1, n_2)}{\Delta \vdash \text{array}(\tau, e_1, e_2) \xrightarrow{et} \text{array}(t, n_1, n_2)}$$

The $econstr_g$ relation checks that a *generic* constraint (i.e, a constraint appearing in a type indication associated with a generic constant declaration) is well-formed and evaluates the constraint bounds.

$$\frac{\text{ECONSTRG} \quad SE_l(e_1) \quad e_1 \xrightarrow{e} n_1 \quad n_1 \in_c \text{nat}(0, \text{NATMAX}) \quad SE_l(e_2) \quad e_2 \xrightarrow{e} n_2 \quad n_2 \in_c \text{nat}(0, \text{NATMAX})}{(e_1, e_2) \xrightarrow{econstr_g} (n_1, n_2)} \quad n_1 \leq n_2$$

The et_g relation is specially defined to check the well-formedness of a type indication associated with a generic constant declaration.

$$\begin{array}{c}
\text{ETYPEGBOOL} \\
\hline
\text{bool} \xrightarrow{et_g} \text{bool}
\end{array}
\qquad
\begin{array}{c}
\text{ETYPEGNAT} \\
(e_1, e_2) \xrightarrow{econstr_g} (n_1, n_2) \\
\hline
\text{nat}(e_1, e_2) \xrightarrow{et_g} \text{nat}(n_1, n_2)
\end{array}$$

3.5 Design elaboration

Given design store $\mathcal{D} \in id \rightarrow design$ and a dimensioning function $\mathcal{M}_g \in id \rightarrow v$, the elaboration phase generates an elaborated design $\Delta \in ElDesign$ along with a *default* state $\sigma_e \in \Sigma$ out of a \mathcal{H} -VHDL design $d \in design$. The elaboration performs static type-checking over the declarative (gens, ports and sigs) and behavioral (behavior) parts of a design, but also checks the well-formedness of generic and port maps in design instantiation statements, and finally checks that there is no multiply-driven signal.

$$\begin{array}{c}
\text{DESIGNELAB} \\
\Delta_\emptyset, \mathcal{M}_g \vdash d.gens \xrightarrow{egens} \Delta \qquad \Delta, \sigma_\emptyset \vdash d.ports \xrightarrow{eport_s} \Delta', \sigma \\
\Delta', \sigma \vdash d.sigs \xrightarrow{esigs} \Delta'', \sigma' \quad \mathcal{D}, \Delta'', \sigma' \vdash d.beh \xrightarrow{ebeh} \Delta''', \sigma'' \quad \text{NoMDInCs}(\Delta''', d.beh) \\
\hline
\mathcal{D}, \mathcal{M}_g \vdash d \xrightarrow{elab} \Delta''', \sigma''
\end{array}$$

3.6 Generic clause elaboration

$$\begin{array}{c}
\text{GENELABDIMEN} \\
\tau \xrightarrow{et_g} t \quad SE_l(e) \quad v \in_c t \\
e \xrightarrow{e} v \quad \mathcal{M}(id) \in_c t \\
\mathcal{M}(id) = [v] \\
\hline
\Delta, \mathcal{M} \vdash (id, \tau, e) \xrightarrow{egens} \Delta \cup (id, (t, \mathcal{M}(id))) \quad id \notin \Delta
\end{array}
\qquad
\begin{array}{c}
\text{GENELABDEFAULT} \\
\tau \xrightarrow{et_g} t \quad e \xrightarrow{e} v \quad SE_l(e) \quad v \in_c t \quad id \notin \Delta \\
\hline
\Delta, \mathcal{M} \vdash (id, \tau, e) \xrightarrow{egens} \Delta \cup (id, (t, v)) \quad id \notin \mathcal{M}
\end{array}$$

$$\begin{array}{c}
\text{GENELABCOMP} \\
\Delta, \mathcal{M} \vdash (id, \tau, e) \xrightarrow{egens} \Delta' \quad \Delta', \mathcal{M} \vdash gens \xrightarrow{egens} \Delta'' \\
\hline
\Delta, \mathcal{M} \vdash (id, \tau, e), gens \xrightarrow{egens} \Delta''
\end{array}$$

3.7 Port clause elaboration

$$\begin{array}{c}
\text{INPORTELAB} \\
\Delta \vdash \tau \xrightarrow{et} t \quad t \xrightarrow{dv} v \\
\hline
\Delta, \sigma \vdash (\text{in}, id, \tau) \xrightarrow{eport_s} I(\Delta) \cup (id, t), \sigma \cup (id, v) \quad id \notin \Delta \\
\quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad \quad id \notin \sigma
\end{array}$$

$$\frac{\text{OUTPORTELAB} \quad \Delta \vdash \tau \xrightarrow{et} t \quad t \xrightarrow{dv} v}{\Delta, \sigma \vdash (\text{out}, id, \tau) \xrightarrow{eports} O(\Delta) \cup (id, t), \sigma \cup (id, v)} \quad \begin{array}{l} id \notin \Delta \\ id \notin \sigma \end{array}$$

$$\frac{\text{PORTELABCOMP} \quad \Delta, \sigma \vdash pdecl \xrightarrow{eports} \Delta', \sigma' \quad \Delta', \sigma' \vdash ports \xrightarrow{eports} \Delta'', \sigma''}{\Delta, \sigma \vdash pdecl, ports \xrightarrow{eports} \Delta'', \sigma''}$$

where $pdecl ::= ((in|out), id, \tau)$.

3.8 Architecture declarative part elaboration

$$\frac{\text{SIGELAB} \quad \Delta \vdash \tau \xrightarrow{et} t \quad t \xrightarrow{dv} v}{\Delta, \sigma \vdash (id, \tau) \xrightarrow{esigs} S(\Delta) \cup (id, t), \sigma \cup (id, v)} \quad \begin{array}{l} id \notin \Delta \\ id \notin \sigma \end{array}$$

$$\frac{\text{SIGELABCOMP} \quad \Delta, \sigma \vdash (id, \tau) \xrightarrow{esigs} \Delta', \sigma' \quad \Delta', \sigma' \vdash sigs \xrightarrow{esigs} \Delta'', \sigma''}{\Delta, \sigma \vdash (id, \tau), sigs \xrightarrow{esigs} \Delta'', \sigma''}$$

3.9 Behavior elaboration

$$\frac{\text{CSPARELAB} \quad \mathcal{D}, \Delta, \sigma \vdash cs \xrightarrow{ebeh} \Delta', \sigma' \quad \mathcal{D}, \Delta', \sigma' \vdash cs' \xrightarrow{ebeh} \Delta'', \sigma''}{\mathcal{D}, \Delta, \sigma \vdash cs \parallel cs' \xrightarrow{ebeh} \Delta'', \sigma''} \quad \frac{\text{CSNULELAB}}{\mathcal{D}, \Delta, \sigma \vdash \text{null} \xrightarrow{ebeh} \Delta, \sigma}$$

$$\frac{\text{PSELAB} \quad \Delta, \Lambda_\emptyset \vdash vars \xrightarrow{evars} \Lambda \quad \Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss)}{\mathcal{D}, \Delta, \sigma \vdash \text{ps}(id, vars, ss) \xrightarrow{ebeh} \Delta \cup (id, \Lambda), \sigma} \quad \begin{array}{l} id \notin \Delta \\ \sigma = (S, \mathcal{C}) \end{array}$$

$$\frac{\text{COMPELAB} \quad \mathcal{M}_\emptyset \vdash g \xrightarrow{emapg} \mathcal{M} \quad \Delta, \Delta_c, \mathcal{S} \vdash \text{valid}_{ipm}(i)}{\mathcal{D}, \Delta, \sigma \vdash \text{comp}(id_c, id_e, g, i, o) \xrightarrow{ebeh} \Delta \cup (id_c, \Delta_c), \sigma \cup (id_c, \sigma_c)} \quad \begin{array}{l} id_c \notin \Delta, id_c \notin \sigma \\ \sigma = (S, \mathcal{C}) \\ \mathcal{D}(id_e) = [d] \end{array}$$

3.9.1 Process declarative part elaboration

$$\begin{array}{c}
\text{VARELAB} \\
\frac{\Delta \vdash \tau \xrightarrow{et} t \quad t \xrightarrow{dv} v}{\Delta, \Lambda \vdash (id, \tau) \xrightarrow{evars} \Lambda \cup (id, (t, v))} \quad \begin{array}{l} id \notin \Lambda \\ id \notin \Delta \end{array} \\
\text{VARELABCOMP} \\
\frac{\Delta, \Lambda \vdash (id, \tau) \xrightarrow{evars} \Lambda' \quad \Delta, \Lambda' \vdash vars \xrightarrow{evars} \Lambda''}{\Delta, \Lambda \vdash (id, \tau), vars \xrightarrow{evars} \Lambda''}
\end{array}$$

3.9.2 Sequential statement validity

$$\begin{array}{c}
\text{VALIDSIG} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e \xrightarrow{e} v \quad v \in_c t}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(id \leftarrow e)} \quad \begin{array}{l} id \in S(\Delta) \cup O(\Delta) \\ \Delta(id) = [t] \end{array} \\
\text{VALIDIDXSIG} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e \xrightarrow{e} v \quad v \in_c t \quad \Delta, \mathcal{S}, \Lambda \vdash e_i \xrightarrow{e} v_i \quad v_i \in_c \text{nat}(n, m)}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(id(e_i) \leftarrow e)} \quad \begin{array}{l} id \in S(\Delta) \cup O(\Delta) \\ \Delta(id) = [\text{array}(t, n, m)] \end{array} \\
\text{VALIDVAR} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e \xrightarrow{e} v \quad v \in_c t}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(id := e)} \quad \begin{array}{l} id \in \Lambda \\ \Lambda(id) = [(t, val)] \end{array} \\
\text{VALIDIDXVAR} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e \xrightarrow{e} v \quad v \in_c t \quad \Delta, \mathcal{S}, \Lambda \vdash e_i \xrightarrow{e} v_i \quad v_i \in_c \text{nat}(n, m)}{\Delta, \Lambda \vdash \text{valid}_{ss}(id(e_i) := e)} \quad \begin{array}{l} id \in \Lambda \\ \Lambda(id) = [(\text{array}(t, n, m), a)] \end{array} \\
\text{VALIDCOND} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e \xrightarrow{e} v \quad v \in_c \text{bool} \quad \Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss_1) \quad \Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss_2)}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(\text{if}(e)\{ss_1\}\text{else}\{ss_2\})} \\
\text{VALIDLOOP} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e_1 \xrightarrow{e} v_1 \quad v_1 \in_c \text{nat}(0, \text{NATMAX}) \quad \Delta, \mathcal{S}, \Lambda \vdash e_2 \xrightarrow{e} v_2 \quad v_2 \in_c \text{nat}(0, \text{NATMAX}) \quad \Delta, \mathcal{S}, \Lambda(id) \leftarrow (\text{nat}(0, \text{NATMAX}), v_1) \vdash \text{valid}_{ss}(ss)}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(\text{for}(id, e_1, e_2)\{ss\})} \\
\text{VALIDRISING} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss)}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(\text{rising}\{ss\})} \\
\text{VALIDFALLING} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss)}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(\text{falling}\{ss\})} \\
\text{VALIDNULL} \\
\frac{}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(\text{null})} \\
\text{VALIDRST} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss_1) \quad \Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss_2)}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(\text{rst}\{ss_1\}\{ss_2\})} \\
\text{VALIDSEQ} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss_1) \quad \Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss_2)}{\Delta, \mathcal{S}, \Lambda \vdash \text{valid}_{ss}(ss_1; ss_2)}
\end{array}$$

3.9.3 Map validity

Dimensioning function construction

$$\frac{\text{ASSOCGE LAB} \quad SE_l(e) \quad e \xrightarrow{e} v}{\mathcal{M} \vdash (id \Rightarrow e) \xrightarrow{emapg} \mathcal{M} \cup (id, v)} \quad id \notin \mathcal{M} \quad \frac{\text{GME LAB} \quad \mathcal{M} \vdash (id \Rightarrow e) \xrightarrow{emapg} \mathcal{M}' \quad \mathcal{M}' \vdash g \xrightarrow{emapg} \mathcal{M}''}{\mathcal{M} \vdash (id \Rightarrow e), g \xrightarrow{emapg} \mathcal{M}''}}$$

Input port map validity

$$\frac{\text{LISTIPMSIMPLE} \quad \Delta, \mathcal{S} \vdash e \xrightarrow{e} v \quad v \in_c t}{\Delta, \Delta_c, \mathcal{S}, \mathcal{L} \vdash (id \Rightarrow e) \xrightarrow{listipm} \mathcal{L} \cup \{id\}} \quad \begin{array}{l} id \notin \mathcal{L}, id \in I(\Delta_c) \\ \nexists v_i \text{ s.t. } (id, v_i) \in \mathcal{L} \\ \Delta_c(id) = [t] \end{array}$$

$$\frac{\text{LISTIPMPARTIAL} \quad SE_l(e_i) \quad \Delta, \mathcal{S} \vdash e \xrightarrow{e} v \quad \begin{array}{l} e_i \xrightarrow{e} v_i \quad v_i \in_c \mathbf{nat}(n, m) \\ v \in_c t \end{array}}{\Delta, \Delta_c, \mathcal{S}, \mathcal{L} \vdash (id(e_i) \Rightarrow e) \xrightarrow{listipm} \mathcal{L} \cup \{(id, v_i)\}} \quad \begin{array}{l} id \notin \mathcal{L}, (id, v_i) \notin \mathcal{L} \\ id \in I(\Delta_c) \\ \Delta_c(id) = [\mathbf{array}(t, n, m)] \end{array}$$

$$\frac{\text{LISTIPMCONS} \quad \Delta, \Delta_c, \mathcal{S}, \mathcal{L} \vdash (name \Rightarrow e) \xrightarrow{listipm} \mathcal{L}' \quad \Delta, \Delta_c, \mathcal{S}, \mathcal{L}' \vdash i \xrightarrow{listipm} \mathcal{L}''}{\Delta, \Delta_c, \mathcal{S}, \mathcal{L} \vdash (name \Rightarrow e), i \xrightarrow{listipm} \mathcal{L}''}$$

where $\mathcal{L} \subseteq id \cup (id \times \mathbb{N})$.

$$\text{check}_{pm}(Ports, \mathcal{L}) \equiv \forall id_f \in \text{dom}(Ports), id_f \in \mathcal{L} \vee \exists t \in \text{type}, n, m \in \mathbb{N}, (Ports(id_f) = \mathbf{array}(t, n, m) \wedge \forall i \in [n, m], (id_f, i) \in \mathcal{L})$$

where $Ports \in id \dashv\vdash \text{type}$, and $\mathcal{L} \subseteq id \cup (id \times \mathbb{N})$.

$$\frac{\text{VALIDIPM} \quad \Delta, \Delta_c, \mathcal{S}, \mathcal{L}_\emptyset \vdash i \xrightarrow{listipm} \mathcal{L} \quad \text{check}_{pm}(I(\Delta_c), \mathcal{L})}{\Delta, \Delta_c, \mathcal{S} \vdash \text{valid}_{ipm}(i)}$$

Output port map validity

$\frac{\text{LISTOPMSIMPLETOSIMPLE}}{\Delta, \Delta_c, \mathcal{L} \vdash (id_f \Rightarrow id_a) \xrightarrow{list_{opm}} \mathcal{L} \cup \{id_f\}}$	$\begin{array}{l} id_f \notin \mathcal{L} \\ id_f \in O(\Delta_c) \\ id_a \in S(\Delta) \cup O(\Delta) \\ \Delta_c(id_f) = \Delta(id_a) = [t] \end{array}$
$\frac{\text{LISTOPMSIMPLETOPARTIAL} \quad SE_l(e_i) \quad e_i \xrightarrow{e} v_i \quad v_i \in_c \mathbf{nat}(n, m)}{\Delta, \Delta_c, \mathcal{L} \vdash (id_f \Rightarrow id_a(e_i)) \xrightarrow{list_{opm}} \mathcal{L} \cup \{id_f\}}$	$\begin{array}{l} id_f \notin \mathcal{L} \\ id_f \in O(\Delta_c) \\ id_a \in S(\Delta) \cup O(\Delta) \\ \Delta_c(id_f) = [t] \\ \Delta(id_a) = [\mathbf{array}(t, n, m)] \end{array}$
$\frac{\text{LISTOPMSIMPLETOOPEN}}{\Delta, \Delta_c, \mathcal{L} \vdash (id_f \Rightarrow \mathbf{open}) \xrightarrow{list_{opm}} \mathcal{L} \cup \{id_f\}}$	$\begin{array}{l} id_f \notin \mathcal{L} \\ id_f \in O(\Delta_c) \end{array}$
$\frac{\text{LISTOPMPARTIALTOSIMPLE} \quad SE_l(e_i) \quad e_i \xrightarrow{e} v_i \quad v_i \in_c \mathbf{nat}(n, m)}{\Delta, \Delta_c, \mathcal{L} \vdash (id_f(e_i) \Rightarrow id_a) \xrightarrow{list_{opm}} \mathcal{L} \cup \{(id_f, v_i)\}}$	$\begin{array}{l} id_f, (id_f, v_i) \notin \mathcal{L} \\ id_f \in O(\Delta_c) \\ id_a \in S(\Delta) \cup O(\Delta) \\ \Delta_c(id_f) = [\mathbf{array}(t, n, m)] \\ \Delta(id_a) = [t] \end{array}$
$\frac{\text{LISTOPMPARTIALTOPARTIAL} \quad SE_l(e'_i) \quad e'_i \xrightarrow{e} v'_i \quad v'_i \in_c \mathbf{nat}(n', m') \quad SE_l(e_i) \quad e_i \xrightarrow{e} v_i \quad v_i \in_c \mathbf{nat}(n, m)}{\Delta, \Delta_c, \mathcal{L} \vdash (id_f(e_i) \Rightarrow id_a(e'_i)) \xrightarrow{list_{opm}} \mathcal{L} \cup \{(id_f, v_i)\}}$	$\begin{array}{l} id_f, (id_f, v_i) \notin \mathcal{L} \\ id_f \in O(\Delta_c) \\ id_a \in S(\Delta) \cup O(\Delta) \\ \Delta_c(id_f) = [\mathbf{array}(t, n, m)] \\ \Delta(id_a) = [\mathbf{array}(t, n', m')] \end{array}$
$\frac{\text{LISTOPMCONS} \quad \Delta, \Delta_c, \mathcal{L} \vdash assoc_{po} \xrightarrow{list_{opm}} \mathcal{L}' \quad \Delta, \Delta_c, \mathcal{L}' \vdash o \xrightarrow{list_{opm}} \mathcal{L}''}{\Delta, \Delta_c, \mathcal{L} \vdash assoc_{po}, o \xrightarrow{list_{opm}} \mathcal{L}''}$	

where $\mathcal{L} \subseteq id \cup (id \times \mathbb{N})$ and $assoc_{po} ::= (id \Rightarrow (name|open))|(id(e) \Rightarrow name)$.

$$\frac{\text{VALIDOPM} \quad \Delta, \Delta_c, \mathcal{L}_\emptyset, \mathcal{L}_{ids\emptyset} \vdash o \xrightarrow{list_{opm}} \mathcal{L}, \mathcal{L}_{ids}}{\Delta, \Delta_c \vdash \mathbf{valid}_{opm}(o)}$$

3.9.4 Detection of multiply-driven signals

Assignment in sequential statement

The `is_assgd_in_ss` function returns `true` if the signal identifier id_s is assigned in the sequential statement ss , i.e. if id_s appears in the left part of a signal assignment statement.

$$\begin{aligned}
& \text{is_assgd_in_ss}(id_s \leftarrow e, id_s) &= \text{true} \\
& \text{is_assgd_in_ss}(id_s(e_1) \leftarrow e_2, id_s) &= \text{true} \\
& \text{is_assgd_in_ss}(\text{for}(id, e_1, e_2)\{ss\}, id_s) &= \text{is_assgd_in_ss}(ss, id_s) \\
& \text{is_assgd_in_ss}(\text{falling}\{ss\}, id_s) &= \text{is_assgd_in_ss}(ss, id_s) \\
& \text{is_assgd_in_ss}(\text{rising}\{ss\}, id_s) &= \text{is_assgd_in_ss}(ss, id_s) \\
& \text{is_assgd_in_ss}(\text{if}(e)\{ss_1\} \text{ else } \{ss_2\}, id_s) &= \text{is_assgd_in_ss}(ss_1, id_s) \\
& \text{is_assgd_in_ss}(\text{rst } \{ss_1\} \text{ else } \{ss_2\}, id_s) &= \text{or is_assgd_in_ss}(ss_2, id_s) \\
& \text{is_assgd_in_ss}(ss_1; ss_2, id_s) &= \text{is_assgd_in_ss}(ss_1, id_s) \\
& \text{otherwise} &= \text{false}
\end{aligned}$$

Assignment in output port map

The `is_assgd_in_omap` function returns true if the signal identifier id_s is an actual part (i.e. the right part of an association) in the output port map o .

$$\text{is_assgd_in_omap}(o, id_s) = \begin{cases} \text{true} & \text{if } \exists \text{name s.t. } (\text{name} \Rightarrow id_s) \in o \\ \text{false} & \text{otherwise} \end{cases}$$

Assignment in concurrent statement

$$\begin{aligned}
& \text{is_assgd_in_cs}(\text{ps}(id, vars, body), id_s) &= \text{is_assgd_in_ss}(body, id_s) \\
& \text{is_assgd_in_cs}(\text{comp}(id_c, id_e, g, i, o), id_s) &= \text{is_assgd_in_omap}(o, id_s) \\
& \text{is_assgd_in_cs}(cs_1 \parallel cs_2, id_s) &= \text{is_assgd_in_cs}(cs_1, id_s) \\
& & \text{or is_assgd_in_cs}(cs_2, id_s) \\
& \text{is_assgd_in_cs}(\text{null}, id_s) &= \text{false}
\end{aligned}$$

Multiply-driven signal in output port map

$$\text{is_md_in_omap}(o, id_s) = \begin{cases} \text{is_assgd_in_omap}(o \setminus \{(name \Rightarrow id_s)\}, id_s) & \text{if } \exists \text{name s.t. } (\text{name} \Rightarrow id_s) \in o \\ \text{false} & \text{otherwise} \end{cases}$$

Multiply-driven signal in concurrent statement

$$\begin{aligned}
& \text{is_md_in_cs}(\text{comp}(id_c, id_e, g, i, o), id_s) &= \text{is_md_in_omap}(o, id_s) \\
& & \text{is_md_in_cs}(cs_1, id_s) \\
& & \text{or is_md_in_cs}(cs_2, id_s) \\
& \text{is_md_in_cs}(cs_1 \parallel cs_2, id_s) &= \text{or } (\text{is_assgd_in_cs}(cs_1, id_s) \\
& & \text{and is_assgd_in_cs}(cs_2, id_s)) \\
& \text{otherwise} &= \text{false}
\end{aligned}$$

No multiply-driven signal check

$$\text{NoMDInCs}(\Delta, cs) \equiv \forall id_s \in O(\Delta) \cup S(\Delta), \text{is_md_in_cs}(cs, id_s) = \text{false}.$$

4 Simulation rules

4.1 Evaluation of expressions

$$\begin{array}{c}
\text{SIG} \\
\frac{\mathcal{S}(id) = [v]}{\Delta, \mathcal{S}, \Lambda \vdash id \xrightarrow{e} v} \quad id \in S(\Delta) \cup I(\Delta) \\
\\
\text{VAR} \\
\frac{\Lambda(id) = [(t, v)]}{\Delta, \mathcal{S}, \Lambda \vdash id \xrightarrow{e} v} \\
\\
\text{GEN} \\
\frac{G(\Delta)(id) = [(t, v)]}{\Delta, \mathcal{S}, \Lambda \vdash id \xrightarrow{e} v} \\
\\
\text{OUT} \\
\frac{\mathcal{S}(id) = [v]}{\Delta, \mathcal{S} \vdash id \xrightarrow{e_o} v} \quad id \in O(\Delta) \\
\\
\text{IDXOUT} \\
\frac{e_i \xrightarrow{e} n_i \quad a[i] = [v]}{\Delta, \mathcal{S} \vdash id(e_i) \xrightarrow{e_o} v} \quad \begin{array}{l} id \in O(\Delta) \\ \Delta(id) = [\text{array}(t, n, m)] \\ \mathcal{S}(id) = [a] \\ i = n_i - n \end{array} \\
\\
\text{IDXVAR} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e_i \xrightarrow{e} n_i \quad a[i] = [v]}{\Delta, \mathcal{S}, \Lambda \vdash id(e_i) \xrightarrow{e} v} \quad \begin{array}{l} id \in \Lambda \\ \Lambda(id) = [(\text{array}(t, n, m), a)] \\ i = n_i - n \end{array} \\
\\
\text{CST} \\
\frac{\text{vcst}(cst) = [v]}{\Delta, \mathcal{S}, \Lambda \vdash cst \xrightarrow{e} v} \\
\\
\text{BOP} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e_1 \xrightarrow{e} v_1 \quad \Delta, \mathcal{S}, \Lambda \vdash e_2 \xrightarrow{e} v_2 \quad \text{vbop}(bop, v_1, v_2) = [v]}{\Delta, \mathcal{S}, \Lambda \vdash \text{bop}(e_1, e_2) \xrightarrow{e} v} \\
\\
\text{NOT} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e \xrightarrow{e} b}{\Delta, \mathcal{S}, \Lambda \vdash \text{not}(e) \xrightarrow{e} \neg b} \\
\\
\text{AGGREG} \\
\frac{\Delta, \mathcal{S}, \Lambda \vdash e_i \xrightarrow{e} v_i}{\Delta, \mathcal{S}, \Lambda \vdash (e_1, \dots, e_n) \xrightarrow{e} (v_1, \dots, v_n)} \quad i = 1, \dots, n
\end{array}$$

Evaluation of constants

$$\begin{aligned}
\text{vcst}(b) &= [b] \\
\text{vcst}(n) &= \begin{cases} [n] & \text{if } n \leq \text{NATMAX} \\ \emptyset & \text{otherwise} \end{cases}
\end{aligned}$$

Evaluation of binary operators

$$\begin{aligned}
\text{vbop}(\text{and}, b_1, b_2) &= [b_1 \ \&\& \ b_2] \\
\text{vbop}(\text{or}, b_1, b_2) &= [b_1 \ || \ b_2] \\
\text{vbop}(\text{add}, n_1, n_2) &= \begin{cases} [n_1 + n_2] & \text{if } n_1 + n_2 \leq \text{NATMAX} \\ \emptyset & \text{otherwise} \end{cases} \\
\text{vbop}(\text{sub}, n_1, n_2) &= \begin{cases} [n_1 - n_2] & \text{if } n_1 \geq n_2 \\ \emptyset & \text{otherwise} \end{cases} \\
\text{vbop}(\text{eq}, b_1, b_2) &= [(b_1 =_{\mathbb{B}} b_2)] \\
\text{vbop}(\text{eq}, n_1, n_2) &= [(n_1 =_{\mathbb{N}} n_2)] \\
\text{vbop}(\text{eq}, a_1, a_2) &= [(a_1 =_a a_2)] \\
\text{vbop}(\text{neq}, v_1, v_2) &= \begin{cases} [-b] & \text{if } \text{vbop}(\text{eq}, v_1, v_2) = [b] \\ \emptyset & \text{otherwise} \end{cases} \\
\text{vbop}(\text{gt}, n_1, n_2) &= [n_1 > n_2] \\
\text{vbop}(\text{ge}, n_1, n_2) &= [n_1 \geq n_2] \\
\text{vbop}(\text{lt}, n_1, n_2) &= [n_1 < n_2] \\
\text{vbop}(\text{le}, n_1, n_2) &= [n_1 \leq n_2]
\end{aligned}$$

The function $=_a \in a \rightarrow a \rightarrow \mathbb{B}$ is the equality between two arrays, where $a ::= (v^+)$ as defined in the *value* set presented in Table 6. It yields **true** if the two compared arrays are of the same size and have all their elements positionally equal; the result is **false** otherwise.

4.2 Evaluation of sequential statements

<p>SIGASSIGN</p> $ \frac{\Delta, \mathcal{S}_r, \Lambda \vdash e \xrightarrow{e} v \quad v \in_c t}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash id \leftarrow e \xrightarrow{ss} \mathcal{S}_w(id) \leftarrow v, \Lambda} \quad id \in S(\Delta) \cup O(\Delta) \quad \Delta(id) = [t] $	<p>IDXSIGASSIGN</p> $ \frac{\Delta, \mathcal{S}_r, \Lambda \vdash e_i \xrightarrow{e} n_i \quad v \in_c t \quad id \in S(\Delta) \cup O(\Delta) \quad \Delta(id) = [\text{array}(t, n, m)]}{\Delta, \mathcal{S}_r, \Lambda \vdash e \xrightarrow{e} v \quad n_i \in_c \text{nat}(n, m) \quad \mathcal{S}_w(id) = [a] \quad i = n_i - n \quad a[i] \leftarrow v = [a']} $
<p>VARASSIGN</p> $ \frac{\Delta, \mathcal{S}_r, \Lambda \vdash e \xrightarrow{e} v \quad v \in_c t}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash id := e \xrightarrow{ss} \mathcal{S}_w, \Lambda(id) \leftarrow (t, v)} \quad \Lambda(id) = [(t, val)] $	
<p>IDXVARASSIGN</p> $ \frac{\Delta, \mathcal{S}_r, \Lambda \vdash e_i \xrightarrow{e} n_i \quad n_i \in_c \text{nat}(n, m) \quad \Delta, \mathcal{S}_r, \Lambda \vdash e \xrightarrow{e} v \quad v \in_c t}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash id(e_i) := e \xrightarrow{ss} \mathcal{S}_w, \Lambda(id) \leftarrow (t, a')} \quad \Lambda(id) = [(\text{array}(t, n, m), a)] \quad i = n_i - n \quad a[i] \leftarrow v = [a'] $	
<p>IFELSET</p> $ \frac{\Delta, \mathcal{S}_r, \Lambda \vdash e \xrightarrow{e} \text{true} \quad \Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash ss_1 \xrightarrow{ss} \mathcal{S}'_w, \Lambda'}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{if}(e) \{ss_1\} \text{ else } \{ss_2\} \xrightarrow{ss} \mathcal{S}'_w, \Lambda'} $	<p>IFELSEL</p> $ \frac{\Delta, \mathcal{S}_r, \Lambda \vdash e \xrightarrow{e} \text{false} \quad \Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash ss_2 \xrightarrow{ss} \mathcal{S}'_w, \Lambda'}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{if}(e) \{ss_1\} \text{ else } \{ss_2\} \xrightarrow{ss} \mathcal{S}'_w, \Lambda'} $

LOOP \perp

$$\frac{\Delta, \mathcal{S}_r, \Lambda \vdash e_2 > 0 \xrightarrow{e} \text{true} \quad \Delta, \mathcal{S}_r, \Lambda \vdash e_1 \xrightarrow{e} v_1 \quad \Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda(id) \leftarrow (\text{nat}(0, \text{NATMAX}), v_1) \vdash ss \xrightarrow{ss} \mathcal{S}'_w, \Lambda' \quad v_1 \in_c \text{nat}(0, \text{NATMAX}) \quad \Delta, \mathcal{S}_r, \mathcal{S}'_w, \Lambda' \vdash \text{for}(id, e_1 + 1, e_2 - 1) \{ss\} \xrightarrow{ss} \mathcal{S}''_w, \Lambda''}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{for}(id, e_1, e_2) \{ss\} \xrightarrow{ss} \mathcal{S}''_w, \Lambda''}$$

LOOP \top

$$\frac{\Delta, \mathcal{S}_r, \Lambda \vdash e_2 = 0 \xrightarrow{e} \text{true}}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{for}(id, e_1, e_2) \{ss\} \xrightarrow{ss} \mathcal{S}_w, \Lambda \setminus \{id\}}$$

RISINGEDGEDEFAULT

$$\frac{}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{rising} \{ss\} \xrightarrow{ssf} \mathcal{S}_w, \Lambda} \quad f \neq \uparrow \quad f \in \{\downarrow, i, c\}$$

FALLINGEDGEDEFAULT

$$\frac{}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{falling} \{ss\} \xrightarrow{ssf} \mathcal{S}_w, \Lambda} \quad f \neq \downarrow \quad f \in \{\uparrow, i, c\}$$

RISINGEDGEEXEC

$$\frac{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash ss \xrightarrow{ss\uparrow} \mathcal{S}'_w, \Lambda'}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{rising} \{ss\} \xrightarrow{ss\uparrow} \mathcal{S}'_w, \Lambda'}$$

FALLINGEDGEEXEC

$$\frac{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash ss \xrightarrow{ss\downarrow} \mathcal{S}'_w, \Lambda'}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{falling} \{ss\} \xrightarrow{ss\downarrow} \mathcal{S}'_w, \Lambda'}$$

RSTDEFAULT

$$\frac{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash ss_2 \xrightarrow{ssf} \mathcal{S}'_w, \Lambda'}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{rst} \{ss_1\} \text{ else } \{ss_2\} \xrightarrow{ssf} \mathcal{S}'_w, \Lambda'} \quad f \neq i \quad f \in \{\uparrow, \downarrow, c\}$$

RSTEXEC

$$\frac{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash ss_1 \xrightarrow{ss_i} \mathcal{S}'_w, \Lambda'}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{rst} \{ss_1\} \text{ else } \{ss_2\} \xrightarrow{ss_i} \mathcal{S}'_w, \Lambda'}$$

SEQ

$$\frac{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash ss_1 \xrightarrow{ss} \mathcal{S}'_w, \Lambda' \quad \Delta, \mathcal{S}_r, \mathcal{S}'_w, \Lambda' \vdash ss_2 \xrightarrow{ss} \mathcal{S}''_w, \Lambda''}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash ss_1; ss_2 \xrightarrow{ss} \mathcal{S}''_w, \Lambda''}$$

NULL

$$\frac{}{\Delta, \mathcal{S}_r, \mathcal{S}_w, \Lambda \vdash \text{null} \xrightarrow{ss} \mathcal{S}_w, \Lambda}$$

4.3 Evaluation of input and output port maps

4.3.1 Evaluation of an input port map

MIPSIMPLE

$$\frac{\Delta, \mathcal{S} \vdash e \xrightarrow{e} v \quad v \in_c t}{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash (id \Rightarrow e) \xrightarrow{mip} \mathcal{S}_c(id) \leftarrow v} \quad id \in I(\Delta_c) \quad \Delta_c(id) = [t]$$

MIPPARTIAL

$$\frac{\Delta, \mathcal{S} \vdash e \xrightarrow{e} v \quad v \in_c t \quad e_i \xrightarrow{e} n_i \quad n_i \in_c \text{nat}(n, m)}{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash (id(e_i) \Rightarrow e) \xrightarrow{mip} \mathcal{S}_c(id) \leftarrow a'} \quad id \in I(\Delta_c) \quad \Delta_c(id) = [\text{array}(t, n, m)] \quad i = n_i - n \quad \mathcal{S}_c(id) = [a] \quad a[i] \leftarrow v = [a']$$

MIPCOMP

$$\frac{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash (\text{name} \Rightarrow e) \xrightarrow{mip} \mathcal{S}'_c \quad \Delta, \Delta_c, \mathcal{S}, \mathcal{S}'_c \vdash i \xrightarrow{mip} \mathcal{S}''_c}{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash (\text{name} \Rightarrow e), i \xrightarrow{mip} \mathcal{S}''_c}$$

4.3.2 Evaluation of an output port map

$\frac{\text{MOPOPEN}}{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash (id \Rightarrow \text{open}) \xrightarrow{\text{mop}} \mathcal{S}}$	$\frac{\text{MOPSIMPLE} \quad \Delta_c, \mathcal{S}_c \vdash \text{name} \xrightarrow{e_o} v \quad v \in_c t}{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash (\text{name} \Rightarrow id) \xrightarrow{\text{mop}} \mathcal{S}(id) \leftarrow v} \quad \begin{array}{l} id \in S(\Delta) \cup O(\Delta) \\ \Delta(id) = [t] \end{array}$
$\frac{\text{MOPPARTIAL} \quad \begin{array}{l} e_i \xrightarrow{e} n_i \quad v \in_c t \\ \Delta_c, \mathcal{S}_c \vdash \text{name} \xrightarrow{e_o} v \quad n_i \in_c \text{nat}(n, m) \end{array}}{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash (\text{name} \Rightarrow id(e_i)) \xrightarrow{\text{mop}} \mathcal{S}(id) \leftarrow a'}$	$\begin{array}{l} id \in S(\Delta) \cup O(\Delta) \\ \Delta(id) = [\text{array}(t, n, m)] \\ i = n_i - n \\ \mathcal{S}(id) = [a] \\ a[i] \leftarrow v = [a'] \end{array}$
$\frac{\text{MOPCOMP} \quad \Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash \text{assoc}_{po} \xrightarrow{\text{mop}} \mathcal{S}' \quad \Delta, \Delta_c, \mathcal{S}', \mathcal{S}_c \vdash o \xrightarrow{\text{mop}} \mathcal{S}''}{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash \text{assoc}_{po, o} \xrightarrow{\text{mop}} \mathcal{S}''}$	

where $\text{assoc}_{po} ::= (id \Rightarrow (\text{name}|\text{open}))|(id(e) \Rightarrow \text{name})$.

4.4 Evaluation of concurrent statements

```

1 Definition merge( $\sigma, \sigma', \sigma''$ ) :=
2   let  $\sigma = (\mathcal{S}, \mathcal{C})$  in
3   let  $\sigma' = (\mathcal{S}', \mathcal{C}')$  in
4   let  $\sigma'' = (\mathcal{S}'', \mathcal{C}'')$  in
5   let  $\mathcal{S}_m(id) = \begin{cases} \mathcal{S}'(id) & \text{if } \mathcal{S}'(id) \neq \mathcal{S}(id) \\ \mathcal{S}''(id) & \text{if } \mathcal{S}''(id) \neq \mathcal{S}(id) \text{ in} \\ \mathcal{S}(id) & \text{otherwise} \end{cases}$ 
6   let  $\mathcal{C}_m(id) = \begin{cases} \mathcal{C}'(id) & \text{if } \mathcal{C}'(id) \neq \mathcal{C}(id) \\ \mathcal{C}''(id) & \text{if } \mathcal{C}''(id) \neq \mathcal{C}(id) \text{ in} \\ \mathcal{C}(id) & \text{otherwise} \end{cases}$ 
7   ( $\mathcal{S}_m, \mathcal{C}_m$ ).

```

Listing 1: The `merge` function that fuses together an origin state σ , with two states σ' and σ'' generated by the execution of two \mathcal{H} -VHDL concurrent statements.

The `merge` function is correct if the three input design states assume the same domains in their signal store and design instance store, and also if there are no multiply driven signal, i.e. a signal that would have a value that is different from the original signal store \mathcal{S} in both signal stores \mathcal{S}' and \mathcal{S}'' . In practice, the case where a design instance identifier could be associated with a different state in both design instance store \mathcal{C}' and \mathcal{C}'' is not possible. Such a case could only arise if two design instances with the same identifier exist in a design's behavior, and such a design can never be elaborated.

COMP

$$\begin{array}{c}
 \text{Ps} \\
 \frac{\Delta, \mathcal{S}, \mathcal{S}, \Lambda \vdash ss \xrightarrow{ss_f} \mathcal{S}', \Lambda'}{\mathcal{D}, \Delta, \sigma \vdash \text{ps}(id, vars, ss) \xrightarrow{cs_f} (\mathcal{S}', \mathcal{C})} \quad \frac{\Delta(id) = \lfloor \Lambda \rfloor}{\sigma = (\mathcal{S}, \mathcal{C})} \\
 \end{array}
 \quad
 \begin{array}{c}
 \frac{\Delta, \Delta_c, \mathcal{S}, \mathcal{S}_c \vdash i \xrightarrow{mip} \mathcal{S}'_c \quad \mathcal{D}, \Delta_c, (\mathcal{S}'_c, \mathcal{C}_c) \vdash d.beh \xrightarrow{cs_f} \sigma''_c \quad \Delta, \Delta_c, \mathcal{S}, \mathcal{S}'_c \vdash o \xrightarrow{mop} \mathcal{S}'}{\mathcal{D}, \Delta, \sigma \vdash \text{comp}(id_c, id_e, g, i, o) \xrightarrow{cs_f} (\mathcal{S}', \mathcal{C}(id_c) \leftarrow \sigma''_c)} \\
 \mathcal{D}(id_e) = \lfloor d \rfloor \\
 \Delta(id_c) = \lfloor \Delta_c \rfloor \\
 \sigma(id_c) = \lfloor \sigma_c \rfloor \\
 \sigma = (\mathcal{S}, \mathcal{C}) \\
 \sigma_c = (\mathcal{S}_c, \mathcal{C}_c) \\
 \sigma''_c = (\mathcal{S}'_c, \mathcal{C}'_c)
 \end{array}$$

PAR

$$\frac{\mathcal{D}, \Delta, \sigma \vdash cs \xrightarrow{cs_f} \sigma' \quad \mathcal{D}, \Delta, \sigma \vdash cs' \xrightarrow{cs_f} \sigma''}{\mathcal{D}, \Delta, \sigma \vdash cs \parallel cs' \xrightarrow{cs_f} \text{merge}(\sigma, \sigma', \sigma'')} \quad \frac{\text{NULL}}{\Delta, \sigma \vdash \text{null} \xrightarrow{cs_f} \sigma}$$

where $f \in \{i, \uparrow, \downarrow, c\}$. The i flag (resp. \uparrow, \downarrow, c) stands for the evaluation of concurrent statements during the initialization phase (resp. rising edge, falling edge and stabilization phases).

We choose to remove from the side condition of the rule PAR that was stating the absence of multiply-driven signal, and of twin design instances. The two can be obtain after a successful elaboration phase.

No multiply-driven signal

$$\text{nmds}(\mathcal{S}, \mathcal{S}', \mathcal{S}'') \equiv \text{dom}(\mathcal{S}) = \text{dom}(\mathcal{S}') = \text{dom}(\mathcal{S}'') \wedge \forall id_s, \mathcal{S}(id_s) = \mathcal{S}'(id_s) \vee \mathcal{S}(id_s) = \mathcal{S}''(id_s)$$

where $\mathcal{S}, \mathcal{S}', \mathcal{S}'' \in id \rightarrow v$, i.e. three signal stores.

State equality relation

$$\sigma \stackrel{\Sigma}{\equiv} \sigma' \equiv (\forall id_s, \mathcal{S}(\sigma)(id_s) = \mathcal{S}(\sigma')(id_s)) \wedge (\forall id_c, \mathcal{C}(\sigma)(id_c) \stackrel{\Sigma}{\equiv} \mathcal{C}(\sigma')(id_c))$$

No twin design instance

$$\text{ntdi}(\mathcal{C}, \mathcal{C}', \mathcal{C}'') \equiv \text{dom}(\mathcal{C}) = \text{dom}(\mathcal{C}') = \text{dom}(\mathcal{C}'') \wedge \forall id_c, \mathcal{C}(id_c) \stackrel{\Sigma}{\equiv} \mathcal{C}'(id_c) \vee \mathcal{C}(id_c) \stackrel{\Sigma}{\equiv} \mathcal{C}''(id_c)$$

where $\mathcal{C}, \mathcal{C}', \mathcal{C}'' \in id \rightarrow \Sigma$, i.e. three design instance stores.

4.5 Simulation phases

4.5.1 Stabilization

$$\frac{\text{STABILIZEEND} \quad \mathcal{D}, \Delta, \sigma \vdash cs \xrightarrow{cs_c} \sigma'}{\mathcal{D}, \Delta, \sigma \vdash cs \xrightarrow{\sim} \sigma'} \quad \sigma \stackrel{\Sigma}{\equiv} \sigma' \quad \frac{\text{STABILIZELOOP} \quad \mathcal{D}, \Delta, \sigma \vdash cs \xrightarrow{cs_c} \sigma' \quad \mathcal{D}, \Delta, \sigma' \vdash cs \xrightarrow{\sim} \sigma''}{\mathcal{D}, \Delta, \sigma \vdash cs \xrightarrow{\sim} \sigma''} \quad \sigma \not\stackrel{\Sigma}{\equiv} \sigma'$$

4.5.2 Initialization

$$\frac{\text{INIT} \quad \mathcal{D}, \Delta, \sigma \vdash cs \xrightarrow{cs_i} \sigma' \quad \mathcal{D}, \Delta, \sigma' \vdash cs \xrightarrow{\rightsquigarrow} \sigma_0}{\mathcal{D}, \Delta, \sigma \vdash cs \xrightarrow{init} \sigma_0}$$

4.5.3 Simulation cycle

Definition 3 (Input port values update). Given a simulation environment $E_p \in \mathbb{N} \rightarrow (id \rightarrow v)$, let us define the function that update of the value of signals at a given design state $\sigma \in \Sigma$ and clock cycle count $\tau \in \mathbb{N}$. The function is defined as follows: $\text{inj}(\sigma, E_p, \tau) = (\mathcal{S} \overset{\leftarrow}{\cup} E_p(\tau), \mathcal{C})$ where $\sigma = (\mathcal{S}, \mathcal{C})$, and for all sets X and Y , and for all partial function $f, f' \in X \rightarrow Y$,

$$f \overset{\leftarrow}{\cup} f'(x) = \begin{cases} f'(x) & \text{if } x \in \text{dom}(f') \\ f(x) & \text{otherwise} \end{cases}.$$

$$\frac{\text{CYCLE} \quad \mathcal{D}, \Delta, \text{inj}(\sigma, E_p, \tau) \vdash cs \xrightarrow{cs_{\uparrow}} \sigma_{\uparrow} \quad \mathcal{D}, \Delta, \sigma_{\uparrow} \vdash cs \xrightarrow{\rightsquigarrow} \sigma' \quad \mathcal{D}, \Delta, \sigma' \vdash cs \xrightarrow{cs_{\downarrow}} \sigma_{\downarrow} \quad \mathcal{D}, \Delta, \sigma_{\downarrow} \vdash cs \xrightarrow{\rightsquigarrow} \sigma''}{\mathcal{D}, E_p, \Delta, \tau, \sigma \vdash cs \xrightarrow{\uparrow, \downarrow} \sigma', \sigma''}$$

4.5.4 Simulation loop

$$\frac{\text{SIMEND} \quad \mathcal{D}, E_p, \Delta, 0, \sigma \vdash cs \rightarrow []}{\text{SIMLOOP} \quad \frac{\mathcal{D}, E_p, \Delta, \tau, \sigma \vdash cs \xrightarrow{\uparrow, \downarrow} \sigma', \sigma'' \quad \mathcal{D}, E_p, \Delta, \tau - 1, \sigma'' \vdash cs \rightarrow \theta}{\mathcal{D}, E_p, \Delta, \tau, \sigma \vdash cs \rightarrow (\sigma' :: \sigma'' :: \theta)} \quad \tau > 0}$$

4.6 Full simulation

$$\frac{\text{FULLSIM} \quad \mathcal{D}, \mathcal{M}_g \vdash d \xrightarrow{elab} \Delta, \sigma \quad \mathcal{D}, \Delta, \sigma \vdash d.cs \xrightarrow{init} \sigma_0 \quad \mathcal{D}, E_p, \Delta, \tau, \sigma_0 \vdash d.beh \rightarrow \theta}{\mathcal{D}, \mathcal{M}_g, E_p, \tau \vdash d \xrightarrow{full} (\sigma_0 :: \theta)} \quad \forall \tau, \text{dom}(E_p(\tau)) \subseteq \text{dom}(I(\Delta))$$

References

- [1] IEEE Computer Society et al. *IEEE standard VHDL language reference manual*. English. OCLC: 49592632. New York, N.Y.: Institute of Electrical and Electronics Engineers, 2000. ISBN: 978-0-7381-1948-9 978-0-7381-1949-6. URL: <http://ieeexplore.ieee.org/lpdocs/epic03/standards.htm> (visited on 09/16/2019).