

Single event effects on the RD53B pixel chip digital logic and on-chip CDR

J. Lalic, D. Fougeron, E. Madsen, E.R.A. Joly, J. Christiansen, L. Flores Sanz de Acedo, M. Menouni, M. Standke, P. Barrillon, P. Rymaszewski, et al.

▶ To cite this version:

J. Lalic, D. Fougeron, E. Madsen, E.R.A. Joly, J. Christiansen, et al.. Single event effects on the RD53B pixel chip digital logic and on-chip CDR. Topical Workshop on Electronics for Particle Physics, Sep 2021, Online Conference, France. pp.C05001, 10.1088/1748-0221/17/05/C05001. hal-03664550

HAL Id: hal-03664550 https://hal.science/hal-03664550v1

Submitted on 23 Mar 2023 $\,$

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

² Single Event Effects on the RD53B Pixel Chip Digital Logic ³ and On-chip CDR

- ⁴ J. Lalic ^{a,1} D. Fougeron^b E. Madsen^a E.R.A. Joly^b J. Christiansen^b L. Flores Sanz De
- **5** Acedo^{*a*} M. Menouni^{*b*} M. Standke^{*c*} P. Barrillon^{*b*} P. Rymaszewski^{*c*} T. Strebler^{*b*} on behalf of
- 6 the RD53 collaboration
- 7 *a* CERN,
- 8 CH-1211 Geneva 23, Switzerland
- ⁹ ^bAix Marseille Univ, CNRS/IN2P3, CPPM,
- 10 163 avenue de Luminy, case 902, 13288 Marseille, France
- ¹¹ ^c University of Bonn,
- 12 Nussalle 12, Bonn, Germany
- 13 *E-mail:* jelena.lalic@cern.ch
- ABSTRACT: The RD53B chip for HL-LHC upgrades of ATLAS and CMS pixel detectors needs to
- ¹⁵ provide reliable operation in a radiation hostile environment with inevitable Single Event Effects.
- ¹⁶ To answer the challenge, substantial efforts are made to protect and evaluate the critical parts of
- ¹⁷ digital logic with different TMR schemes and to characterize the on-chip CDR. Cross-section for
- ¹⁸ each TMR scheme and its effective SEE sensitivity are measured in several SEE campaigns. The
- ¹⁹ on-chip CDR is characterized by measuring the SEE-induced phase shifts of its output clocks and
- ²⁰ their implication on the high-speed link stability.
- 21 KEYWORDS: Particle detectors, Radiation-hard detectors

¹Corresponding author.

22 Contents

23	1	Introduction	1
24	2	RD53B design for soft error mitigation	1
25	3	SEE sensitivity of the Aurora serialized data	2
26		3.1 Chip default operation mode and CDR-Bypass	2
27		3.2 Hit loss induced by the SET sensitivity of the high-speed data link	2
28	4	Characterization of heavy-ion-induced transients in the 1.28 GHz clock	3
29		4.1 Setup with the 10.24 Gb/s signal oversampling	3
30		4.2 Results	4
31	5	Conclusion	5

32 **1** Introduction

RD53 is a common design framework of final pixel readout chips for the ATLAS and CMS phase 2 33 upgrades developed in 65 nm CMOS technology. This framework aims at providing a fault tolerant 34 system which meets stringent requirements of the HL-LHC environment and provides reliable 35 functionality in its extreme radiation field. Besides having tolerance to immense total ionizing dose 36 of 1 Grad, this field demands high redundancy to Single Event Effects (SEEs). Critical parts of its 37 digital design are protected with different mitigation schemes to ensure reliable operation. Several 38 heavy-ions and proton beam tests were performed to measure the efficiency of these protection 39 techniques and to estimate a soft error rate in the final detector. During beam testing it has been 40 seen that Single Event Transients (SET) can impact high-speed data link stability by causing several 41 µs long dropouts which motivated more detailed studies. The on-chip Clock Data Recovery (CDR) 42 circuit was characterized by capturing heavy-ion-induced error signatures in its high-speed clock 43 which drives the output data link. 44

45 **2 RD53B design for soft error mitigation**

The RD53B chip [1] is the pre-production chip which will be followed by the final RD53C production chip with submission planned in 2022. The pixel chips for ATLAS and CMS are two instances of a common design with different analog front-ends and pixel matrix sizes. However, all SEE results are valid for both chips since they have the same digital design and analog blocks in the periphery including the on-chip CDR. Design robustness for soft error mitigation depends on the target level of reliability on one side and acceptable power and area overheads on the other. RD53 objectives are minimization of the upset rate for critical information and signals, and the capability of immediate self-recovering in case of critical data corruption. This implies that the configuration memory, state machines, critical event data, look-up tables are all SEE robust. The on-chip CDR is SET hardened with triplicated clock divider, a bang-bang phase detector and an optimized voltage-controlled oscillator (VCO) [2]. As a means of having a small pixel size and staying within power dissipation constraints, the chip has different protection schemes for its pixel and global configuration memory which prevents soft errors at two different levels of efficiency [3]. In case chip operation is critically affected by SEEs, a Clear command is implemented for fast clear of data buffers and state machines.

3 SEE sensitivity of the Aurora serialized data

⁶¹ During beam campaigns, the 1.28 Gbit/s readout links showed susceptibility to SEEs with temporary

62 loss of synchronization with the DAQ receiver causing loss of multiple events. However, this

⁶³ behavior is not observed if the high-frequency clock driving the data link output is provided

externally bypassing the on-chip CDR block.



Figure 1: Simplified data flow with the blocks for clock recovery and encoded data serialization.

65 3.1 Chip default operation mode and CDR-Bypass

Figure 1 shows clock generation inside the analog chip bottom and a simplified data flow. During 66 chip default operation mode, the CDR block recovers 160 MHz reference clock from the received 67 160 Mbit/s input command stream and generates a 1.28 GHz clock. This high-frequency clock 68 drives up to 4 serializers, each providing a 1.28 Gbit/s output data stream on a corresponding data 69 lane via a CML output driver. While characterizing performance of the pixel digital logic, when 70 exposed to particle beam, it is beneficial to decouple its soft error rate from the CDR SET sensitivity. 71 Thus, the chip features the possibility of enabling a so-called CDR-Bypass mode in which both 72 reference and serializer clocks are provided externally by the DAQ system. 73

74 3.2 Hit loss induced by the SET sensitivity of the high-speed data link

⁷⁵ Performance of the digital chain for hit processing is evaluated by injecting digital hit pulses

- while irradiating device at a given flux and recording pixel matrix response. Hit data is acquired through the 1.28 Gbit/s serial link via Aurora Xilinx IP receiver on a Kintex7-based DAQ [4] board.
- through the 1.28 Gbit/s serial link via Aurora Xilinx IP receiver on a Kintex7-based DAQ [4] board.
 Measurements with both heavy-ions and protons show that if the chip operates in the CDR-Bypass
 - 2 -

⁷⁹ modes, its data stream has high signal integrity with no stability issues induced by SETs. However, the same test sequence with on-chip CDR enabled, leads to loss of the synchronization state with the DAQ receiver due to clock cycle slipping. To measure hit loss caused by the SET sensitivity of the serializer clock, receiver volatility to phase shifts of the input stream is eliminated. This is achieved by disabling its sync state machine, thus all received bit-slipped headers are ignored without instantiating Aurora lane re-synchronization.



Figure 2: (a) Bit-slip error rate per digital injection. (b) Hit loss in the occupancy map caused by data bit-slips.

In figure 2a, data bit-slip rate induced by 480 MeV protons is shown for multiple iterations of 110 s long digital injection. If the proton beam is run at the at flux of $1.5 \times 10^9 \frac{\text{protons}}{\text{cm}^2 \times \text{s}}$, the average bit-slip rate is 3.13 s⁻¹. With half the flux density, the bit-slip rate is 6.78 s⁻¹. An example of an occupancy map when the digital injection is repeated 100 times per pixel is shown in figure 2b (RD53-ATLAS has 384 × 400 pixels). In the 480 MeV proton beam environment, hit loss induced by the data bit-slips can be up to 0.2%. This motivated further studies to determine the exact signature shape and duration of induced transients in the clock signal.

92 4 Characterization of heavy-ion-induced transients in the 1.28 GHz clock

To address the problem of high-speed data link dropouts in heavy-ion and proton beam environments, transients in the clock signal driving this output are characterized. The experiment was carried out at the GANIL irradiation facility in France, using a Xenon beam with a LET of 27 $\frac{\text{MeV} \times \text{cm}^2}{\text{mg}}$. Irradiation was done in the air at room temperature using the setup depicted in figure 3.

97 4.1 Setup with the 10.24 Gb/s signal oversampling

The high-frequency on-chip CDR output clock used for serialization of Aurora data is first divided by two inside the chip analog bottom (SER_CLK/2) and routed to the CML output driver resulting in a 640 MHz frequency clock signal available for monitoring. Monitoring is done on an oscilloscope which triggers which triggers in case of a phase shift larger than 390.625 ps with respect to reference clock. The reference clock itself is provided by the DAQ board located outside the beam area. To acquire better timing resolution, an FPGA-based setup was developed using the KC705 Xilinx Evaluation Board to monitor the signal in parallel. This system is using a Xilinx



Figure 3: Setup for measuring clock SET sensitivity.

Gigabit Transciever (GTX) [5] to oversample the clock under test with a 10.24 Gbit/s sampling rate, providing 64 bits deserialized clock data at a 160 MHz word frequency. To enable oversampling inside the transceiver, it is necessary to lock its internal CDR to the reference clock. The best sampling performance is obtained by choosing Low Power Mode (LPM) equalizer and disabling its auto-adaptive filtering. This system incorporates a triggering mechanism on the clock pulse width deviation bigger than 97.65 ps, which is the resolution of the circuit.

111 **4.2 Results**



Figure 4: Accumulated phase difference of the SER_CLK/2's rising edge from its ideal position measured over 12800 clock cycles. (a) Example of a transient with 2 ns phase shift and duration of less than 18 μ s. (b) Example of a transient with large accumulated phase shift.

Signatures induced by the Xe beam can be grouped into two categories. In the first one, the 112 clock signal has transient phase variation but other signal parameters, like frequency and amplitude, 113 are transient free. An example event captured by the FPGA over-sampling is shown in figure 4a. 114 All transients in this group have a duration of less than 18 μ s and a clock phase shift of up to 5 ns. 115 However, the second group of events shows that ion strikes can cause clock amplitude and biasing 116 deviation. This further leads to a cumulative phase shift in the range from 50 to 700 clock cycles, 117 as seen in figure 4b. All events in this group are longer than 20 μ s which is the duration of saved 118 waveforms. Event duration distribution is shown in figure 5 for two values of Xe beam flux and 119

reached fluence. It can be concluded that transients longer that $20 \ \mu$ s, which are also characterized by the large phase shift and deviated signal, corresponds to a clear peak of the given distribution.



Figure 5: Distribution of transient duration at two different values of Xe flux. The red signal is an example of a deviated 640 MHz clock under test.

122 **5** Conclusion

By evaluating the RD53B design robustness against SEEs, it has been observed that heavy-ions 123 and protons can induce high-speed data link dropouts limiting the reliability of the system. The 124 susceptibility of the 1.28 GHz clock driving the data output to transient faults is successfully 125 estimated by capturing its phase shifts with an oscilloscope and the proposed high-speed signal 126 sampling inside the FPGA. Two groups of different SET signatures were detected. In cases where 127 driver biasing and clock frequency are not affected, the phase shift is up to a few ns long. However, 128 ions can cause clock signal deviation and lead to phase shifts of several hundred clock cycles. These 129 shifts further lead to data link dropout and result in hit losses. The different nature of these events 130 indicates that except for the CDR block itself, its biasing circuit may also be SET sensitive. Further 131 assessment of the chip's biasing chain is being carried out with two-photon absorption pulsed laser 132 testing. This study has already pinpointed sensitivity in the chip's bandgap as the cause of the long 133 upsets. When finalized, the results will be documented in a separate publication. 134

135 **References**

- [1] RD53 Collaboration, M. Garcia-Sciveres, F. Loddo and J. Christiansen, *RD53B Manual*, Tech. Rep.
 CERN-RD53-PUB-19-002, (2019).
- [2] K. Moustakas, et al., A Clock and Data Recovery Circuit for the ALTAS/CMS HL-LHC Pixel Front
 End Chip in 65 nm CMOS Technology, PoS (TWEPP2019) 046.
- [3] M. Menouni, et al., *Single event effects testing of the RD53B chip*, Submitted to JPCS, (TIPP2021).
- [4] M. Daas et al., *BDAQ53, a versatile pixel detector readout and test system for the ATLAS and CMS HL-LHC upgrades* NIM A 986 (2021) 164721.
- [5] Xilinx, UG476, 7 Series FPGAs GTX/GTH Transceivers User Guide, (2018).