A HDL Generator for Flexible and Efficient Finite-Field Multipliers on FPGAs - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2021

A HDL Generator for Flexible and Efficient Finite-Field Multipliers on FPGAs

Résumé

In this paper we propose a HDL generator for finite-field multipliers on FPGAs. The generated multipliers are based on the CIOS variant of Montgomery multiplication. They are designed to exploit finely the DSPs available on most FPGAs, interleaving independent computations to maximize throughput and DSP’s workload. Beside their throughput-efficiency, these operators can dynamically adapt to different finite-fields by changing both operand width and precomputed elements. From this flexible and efficient operator base, our HDL generator allows the exploration of a wide range of configurations. This is a valuable asset for specialized circuit designers who wish to tune state-of-the-art IPs and explore design space for their applications.
Fichier non déposé

Dates et versions

hal-03650044 , version 1 (23-04-2022)

Identifiants

Citer

Joël Cathébras, Roselyne Chotin. A HDL Generator for Flexible and Efficient Finite-Field Multipliers on FPGAs. WAIFI 2020 - 8th International Workshop on Arithmetic of Finite Fields, Jul 2020, Rennes, France. pp.75-91, ⟨10.1007/978-3-030-68869-1_4⟩. ⟨hal-03650044⟩
32 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More