

## Random telegraph signals in nanoscale vertical junctionless transistor with gate-all-around

Simon Grall, Abhishek Kumar, Laurent Jalabert, Soo-Hyeon Kim, Guilhem

Larrieu, Nicolas Clement

#### ▶ To cite this version:

Simon Grall, Abhishek Kumar, Laurent Jalabert, Soo-Hyeon Kim, Guilhem Larrieu, et al.. Random telegraph signals in nanoscale vertical junctionless transistor with gate-all-around. Applied Physics Letters, 2022, 15 (7), pp.075001. 10.35848/1882-0786/ac72f6 . hal-03607609

### HAL Id: hal-03607609 https://hal.science/hal-03607609v1

Submitted on 14 Mar 2022

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Random telegraph signals in nanoscale vertical junctionless transistor with gate-all-around

Simon Grall<sup>1</sup>, Abhishek Kumar<sup>2</sup>, Laurent Jalabert<sup>1</sup>, Soo-Hyeon Kim<sup>1</sup>, Guilhem Larrieu<sup>1,2</sup> and Nicolas Clement<sup>1a</sup>

<sup>1</sup>LIMMS/CNRS, Institute of Industrial Science, University of Tokyo, Tokyo, 153-8505, Japan

<sup>2</sup>LAAS-CNRS, Université de Toulouse, Toulouse, 31031, France

The role of a single defect on the electrical performance of transistors is unclear for transistors at nanometric dimensions. This role must be understood in order to improve the design and fabrication process of nanoscale transistors. Herein, we detected a single defect by a noise analysis approach on 18-nm-long gate junctionless (JL) vertical gate-all-around nanowire (VGAANW) transistors. Random telegraph signals (RTS) are reported to have a relative amplitude as high as 60%. We studied these RTS to assess the capacitive network in such nanoscale devices, providing routes to avoid large noise in the further downscaling of VGAANW and to exploit the high charge sensitivity for sensing applications. Defect density comparisons between JL and classic accumulation-mode transistors offered the opportunity to discuss a noise model developed when transistors were of several micrometers in size, questioning the significance of a defect density of less than one defect per device at the nanoscale.

<sup>&</sup>lt;sup>a</sup>Author to whom correspondence should be addressed. E-mail: nclement@iis.u-tokyo.ac.jp.

As we are reaching scales where one-dimensional transport and ballistic behaviors can be observed<sup>1-7</sup>, the transport mechanisms at the nanoscale need to be better understood for their applications in single-electron sensors<sup>8-11</sup>, quantum computing<sup>12,13</sup>, and the next generations of transistors<sup>14,15</sup>. At the nanoscale, the continuous concepts of dopant concentrations and trap densities are challenged by their discrete occurrence, increasing variability from device to device, and uncertain transport mechanism at this scale. Whereas the study of noise in nanoscale devices gives access to a lot more information than just direct current (DC) measurements, there are several candidate models for noise in nanodevices. One model was developed at a time when device dimensions were on the order of micrometers and considers a correlated number and mobility fluctuation (known as unified number fluctuation), corresponding to the trapping/detrapping of charges from the channel in interface defects, affecting the overall mobility of charge<sup>16–18</sup>. Another model has been recently proposed<sup>19,20</sup> from the analysis of Coulomb repulsion between neighboring traps in nanoscale devices, an effect that does not involve mobility. This model is based on the same number fluctuation postulate but with an effective charge  $(q^*)$  of the involved traps that depends on the carrier's density in the channel. Very interestingly, both models adapted here for the gate-all-around architecture are very similar mathematically (Equations (1) and (2), respectively).

$$\frac{S_I}{g_m^2} = \frac{q^2 N_{ot}}{C_g^2 2RL_g} \left( 1 - \frac{\alpha_{sc}\mu}{q} C_g (V_g - V_{th}) \right)^2 \frac{1}{f}$$
(1)

$$\frac{S_I}{g_m^2} = \frac{q^2 N_{ot}}{C_g^2 2RL_g} \left(\frac{2\epsilon_{SiO_2}}{\epsilon_{Si_2} + \epsilon_{Si}}\right)^2 \left(1 - \frac{qt_{acc}}{2k_B T \epsilon_0 (\epsilon_{SiO_2} + \epsilon_{Si})} C_g (V_g - V_{th})\right)^2 \frac{1}{f}$$
(2)

where  $S_I$  is the current power spectrum density,  $g_m$  is the transconductance, q is the elementary charge,  $N_{ot}$  is the density of traps,  $C_g$  is the gate capacitance, R is the half-width of the transistor (or radius for nanowire architectures),  $\alpha_{sc}$  is the scattering parameter,  $V_g$  is the gate voltage,  $V_{th}$  is the threshold voltage,  $L_g$  is the length of the gate,  $\epsilon_{SiO_2}$  and  $\epsilon_{Si}$  are the permittivities of SiO<sub>2</sub> and Si, respectively,  $t_{acc}$  is the thickness of the accumulation layer, T is the temperature, and  $k_B$  is the Boltzmann constant. See Figure S1 for the comparison of both models with standard parameters.

Junctionless (JL) transistors consist of uniformly and highly doped nanowires, which are sufficiently narrow to be entirely depleted by a gate. In practice, it has been demonstrated that these gated resistors have the full functionality of complementary metal-oxide semiconductor transistors<sup>21,22</sup>. Several reports have been published on the JL configuration that effectively address short channel issues and the difficulty of fabricating highly doped p-n junctions at the nanoscale<sup>21–27</sup>. This design can be efficiently combined with a gate-all-around nanowire architecture, which has been actively explored with promising perspectives on integration and downscaling, especially for the vertical approach<sup>14,15,21,22,24,27–30</sup>. Noise studies widely acknowledge their superiority compared to classic accumulation-mode transistors, mostly thanks to their core-conduction mechanism<sup>21–23,25–27,29</sup>.

In this paper, we use transistors with 18 nm-long gates in an all-around configuration, allowing fine tuning of the aperture of the channel. We show how the observation and analysis of a random telegraph signal (RTS) resulting from trapping/detrapping of a single charge and low frequency noise can bring insights to noise models. In addition, we compare JL vertical gate all-around nanowire transistors (VGAANWs) with equivalent low-doping-level devices (commonly called Schottky barrier accumulation-mode transistors (SB)) made with the same fabrication

process to discuss the models and their implications on the density of the traps and the charge transport mechanism.

The devices were fabricated following the main process steps described in ref<sup>14</sup>. However, in this new generation, the fabrication of the symmetrical source and drain silicide contacts have been specifically optimized by introducing a novel lift-off-free approach, leading to an improvement of the access resistance<sup>31</sup>. The schematics of the device shown in Figure 1a. Briefly, the devices consist of a monocrystalline array with ~138-nm-long Si nanowires vertically arranged with top and bottom contact with PtSi, a 60-nm SiO<sub>x</sub> layer at the spacers on both sides of a 18–19nm-long Cr gate, and a 4–5-nm-thick SiO<sub>2</sub> gate dioxide layer around the nanowires. The silicon for the JL devices was heavily p-doped ( $N_p = 3 \times 10^{19}$  at/cm<sup>3</sup>), and the silicon for the SB devices was undoped ( $N_p = 1.8 \times 10^{15}$  at/cm<sup>3</sup>). The number of nanowires in parallel ( $n_{NW_3}$ ) varied from 1 to 36, and their diameter varied from 16 nm to 43 nm.

The measurement setup is described in the supplementary information (Figure S2). The drain current ( $I_{ds}$ ) and transconductance ( $g_m$ ) were measured for all devices versus  $V_g$  for a drain-source voltage ( $V_{ds}$ ) of -0.1 V or -1 V. It was also measured versus  $V_{ds}$ , with  $V_g$  in the subthreshold and saturation regimes. The characteristics of four devices are shown in Figure 1, with a summary of the measured  $I_{ON}/I_{OFF}$  values for all measured devices shown in Figure S3 (8 JL, 7 SB). The maximum current ranged from 1 nA to 1µA per nanowire for these devices. Wider JL devices showed a larger  $I_{OFF}$  current as  $V_{ds}$  increased, which was not the case for a smaller radius or SB devices (Figure S4). By default, the JL devices had a fully opened channel that the gate must deplete entirely to turn off the device. This becomes more difficult as the diameter increases<sup>32</sup>. As for smaller radii, they showed a lower  $I_{ON}$ , though more dispersity was observed, which was

expected with scaling down. The mobility was extracted using Equation (3) in the saturation region for JL devices and Equation (4) in the subthreshold regime for SB devices, with  $1 < \mu_{JL,sat} < 50$ cm<sup>2</sup>/V and  $1 < \mu_{SB,sub} < 75$  cm<sup>2</sup>/V, respectively.

$$\mu_{JL,sat} = \frac{IL}{qN_p\pi R^2 V_{ds}} \tag{3}$$

$$\mu_{SB,Sub} = \frac{g_m L_g}{2Rn_{NWS}C_g V_{dS}} \tag{4}$$

where L is the length of the nanowire and  $N_p$  is the dopant concentration.

For 16-nm-diameter JL devices,  $I_{ds}$  tended to saturate and  $g_m$  decreased sharply after reaching saturation, as expected for extremely scaled transistor devices for which access resistances are not negligible. This behavior is representative of 16-nm-diameter JL devices (4/4 measured devices of this diameter) and was observed for one SB device (43-nm diameter,  $n_{NWs}$  = 1). Overall, the performances were improved compared to a previous study on similar devices, in which smaller currents per nanowire were measured, attributed to the access to the contacts<sup>29</sup>.

Two JL devices with diameters of 16 nm ( $n_{NWs}$  = 4 and 25, respectively) showed a clear RTS, thus providing a good opportunity to assess information on the capacitive network and electron transport in these nanoscale devices. A time trace of the 4-nanowire one and its amplitude evolution versus  $V_{ds}$  and  $V_g$  are shown in Figure 2. The relative amplitude was as high as 15% of the overall current ( $I_{ds}$  vs.  $V_g$  in the inset of Figure 3a), i.e., as high as 60% of the current flowing in the nanowire holding the defect. This RTS amplitude was extremely large when compared to

the RTS usually obtained in nanotransistors<sup>33,34</sup>. The evolution of the time spent in the up state  $(\tau_{up})$  or down state  $(\tau_{down})$  showed no correlation with  $V_g$  (Figure S5) but demonstrated a clear Fermi distribution with varying  $V_{ds}$  (Figure 2b). This finding suggests that a defect is loosely coupled to the gate, i.e., located in the spacers. The amplitude of  $\Delta I_{RTS}$  varied in both cases but could be well explained versus  $V_g$  by the relative series resistance of the spacers and opened channel  $\eta = R_s/R_{tot}$ , as shown in Figure 2c, with  $R_{tot} = V_{ds}/I_{ds}$  and  $R_s = \max(R_{tot})$  (measured at the saturation) obtained from DC characteristics.

Considering the Fermi distribution behavior observed from the evolution of  $\tau_{up}$  and  $\tau_{down}$  versus  $V_{ds}$ , we proposed a thermally activated trap occupancy with the Fermi level being mainly tuned by  $V_{ds}$ :

$$\Delta I_{RTS} = \eta \frac{q^* g_m}{C_g^*} \frac{1}{1 + \exp\left(q \frac{V_{trap} - \beta V_{ds}}{k_B T}\right)}$$
(5)

where  $q^*$  is the effective charge of the trap,  $g_m$  is the transconductance,  $C_g^*$  is the effective capacitance felt by the trap,  $q \times V_{trap}$  is the activation energy of the trap,  $\beta$  is a parameter that takes into account the position of the trap relative to the drain contact,  $k_B$  is the Boltzmann constant, and T is the temperature. Being in the saturation regime, we considered  $\eta \approx 1$  and constant (i.e.,  $I_{ds}$  vs.  $V_{ds}$  is linear). On a first approximation,  $q^*$  could be assumed to be equal to the elementary charge, and  $g_m$  was estimated using a linear regression of  $I_{ds}$  vs.  $V_g$  data ( $g_m(V_{ds}) \approx -V_{ds} \times 1.42\mu S$ ). Of note, the parameter  $\beta$  was found to be very close to 1 for JL devices in which RTSs were observed, which corresponds to traps located close to the drain side of the transistor. It is reasonable to assume that this will often be the case as a sweep of  $V_{ds}$  barely impacts the energy level of the trap if it is located on the source side, whereas a sweep of  $V_{ds}$  scans a much larger amplitude of energy levels if the trap is located closer to the drain.

If we considered  $C_g^* = C_g$  in Equation (5), as usually assumed for larger devices, it led to a variation of the current from the trap corresponding to more than 40 elementary charges (Figure 2b). On the other hand, taking  $C_g^* \approx C_g/15$  fit well with the RTS measurement. This, in addition to  $\eta = 1$  and  $\beta \approx 1$ , suggests that the trap is located in the spacer, with a small coupling to the gate capacitance. This analysis on  $C_g$  is consistent with previous estimations of the capacitive network on similar structures<sup>14</sup>. This work emphasizes the importance of the capacitive network to explain the large relative RTS observed. The fact that previous studies did not report such large RTSs due to a trap in the oxide layer of JL devices could be due to Schottky resistances that are too high, the use of another implementation than VGAANWs (leading to higher  $C_g^*$ ), larger nanowire diameters, or the use of large numbers of nanowires in parallel.<sup>14,23-27,35</sup> Other studies already have demonstrated a very high RTS amplitude in nanowires due to the quantum confinement effect for smaller devices<sup>28</sup>, random dopant fluctuations, and traps positioned along the corresponding percolation path, but the effects were observed at a low temperature or for a RTS occurring in the subthreshold region<sup>6,33,35–37</sup>. Considering that the RTS was observed in the saturation region and that the experiments were performed at room temperature, the percolation path explanation seems unlikely here.

The fact that a RTS was observed for JL devices only with small diameters can be explained by the larger relative resistance of the spacers compared to that of devices with larger diameters, as it scales directly with the section of the nanowires (Equation S4). Another way to look at it is to estimate the apparent radius of the trap ( $r_{trap}$ ). Adapting work by Ohata *et al.*<sup>38</sup> to our geometries gave an apparent radius of  $r_{trap} \approx 2$  nm (Figure 2c). This could explain why large RTSs are observed only for JL devices with a small diameter, as the trap occupies a relatively larger portion of the whole conductive section compared to that of larger JL devices. In the following section, we analyze the current power spectra.

Drain current power spectrum densities (*S<sub>I</sub>*) were measured versus  $V_{ds}$  acquired at  $V_g$  in the subthreshold and the saturation regions as well as versus  $V_g$  at  $V_{ds}$  = -0.1 V and  $V_{ds}$  = -1 V (examples in Figure S6). An example of *S<sub>I</sub>* measured at different  $V_g$  values ( $V_{ds}$  = -0.1 V) for a JL device ( $n_{NWs}$  = 4, 16 nm in diameter) is shown in Figure 3a along with the corresponding  $I_{ds}$  and  $g_m$  measurements. The contribution of RTS to *S<sub>I</sub>* is visible by the emergence of a shoulder at around 20 Hz. The spectra were fit using a 1/ $f^{\alpha}$  background contribution superimposed on Machlup's mathematical description of RTS<sup>39</sup>. The Hooge constants ( $\alpha_{H}$ ) were estimated in the saturation regime, where the channel is fully opened and where the whole length of the transistors was considered for JL devices. Values of  $\alpha_H$  were obtained (2.  $10^{-4} < \alpha_H < 0.4$ ) in the range of expectations using Equation (6)<sup>40</sup>.

$$\alpha_H = \frac{S_I f N_{carriers}}{I^2} \tag{6}$$

where  $N_{carriers} = L\pi R^2 C_g n_{NWS} N_p$  for JL and  $N_{carriers} = L_g \pi R^2 C_g n_{NWS} (V_g - V_{th})/q$  for SB.

Previous work on vertical nanowires has demonstrated an exponential increase of  $S_l/l^2$  with  $V_{ds}$  for Schottky barrier contact noise<sup>41</sup>. For all devices measured herein, the current-normalized noise  $S_l/l^2$  measured versus  $V_{ds}$  remained constant (see Figure S7), which confirms the technological improvements achieved on the contacts of these devices<sup>31</sup>. This finding suggests that the Schottky contact is no longer the limiting factor in noise measurements, unlike those previously reported for similar structures and carbon nanowires<sup>4,42</sup>. The improvement of the fabrication of such nanoscale devices offers an opportunity to assess the intrinsic carrier transport properties in a nanotransistor.

The two types of devices with different doping levels but manufactured with the same technology allowed a fair comparative analysis of the defect densities. To this end, the defect density  $N_{ot}$  was measured near  $V_{th}$ , where  $S_l/g_m^2$  is nearly constant (Figure 3b), a marker of number fluctuation-induced noise<sup>27</sup>, and where the effective capacitance can still reasonably be considered equal to  $C_g$ . This regime corresponds to a fluctuation of the threshold voltage rather than a fluctuation of the mobility. Note that the possibility of a dielectric polarization noise<sup>8</sup> (that leads to a thermal 1/f noise in the absence of defects) is excluded because the estimated dielectric loss would be orders of magnitude too large. Therefore, a simplified version of Equation (1) was considered, Equation (7)<sup>16,18</sup>, to estimate the  $N_{ot}$  at f = 10 Hz. The results are summarized in Figure 3c–d.

$$N_{ot} = \frac{S_i}{g_m^2} \frac{f C_g^2 2\pi R L^* n_{NWs}}{q^2}$$
(7)

The  $N_{ot}$  values were approximately  $2 \times 10^{11}$  cm<sup>-2</sup> for JL devices and  $2 \times 10^{10}$  cm<sup>-2</sup> for SB devices. Although a non-negligible device-to-device fluctuation was observed on these values, both types of devices were fabricated using the same equipment and techniques and should thus have very similar defect densities. Considering the number of defects per nanowire, there was less than one defect per nanowire (Figure 3d). However, considering an effective charge  $q^*$  (Equation (2)),  $N_{ot}$  became more similar for JL and SB devices, and the number of defects per nanowire

became greater than one. Therefore, these results suggest that Equation (2) is more appropriate than Equation (1) for nanotransistors.

In conclusion, we observed an unprecedentedly high RTS on JL VGAANWs, which was allowed thanks to low Schottky access resistances. The study of this RTS revealed the importance of the capacitive network,  $C_g^*$ , for defects that are not located under the gate. Indeed, if traps are uniformly distributed along the length of the nanowire, as the gate tends to be much shorter than the total length of the device, traps will statistically have a greater chance to be controlled by  $C_g^*$ than by  $C_g$ . Importantly, keeping a relatively large  $C_g^*$  to decrease  $\Delta I_{RTS}$  is contradictory with the requirements for the general demands of the higher switching speed and power efficiency obtained by increasing  $C_g/C_g^*$  in transistors. If we consider the expression of  $q^*$ , the use of high-K materials for the gate could have a favorable impact on the RTS amplitude, even with the expected increase in the number of defects. With the general trend in downscaling and the defect densities currently obtained, the tradeoff still makes the high permittivity route promising to decrease the impact of traps in nanoscale devices. A recent publication using such a configuration has reported low noise and no RTSs for similar devices<sup>27</sup>. The comparison of defect densities obtained on JL and SB devices suggest that the effective charge  $(q^*)$  model may be the most appropriate to describe the defects in nanoscale devices. Several publications have continued to use the unified number fluctuation model for nanoscale devices, but one can wonder about the physical meaning of such a model when the dimensions of devices get so small that they sometimes have less than one defect per device, on average (e.g., ~0.04/device<sup>25</sup>, 0.03–2/device<sup>42</sup>, or 0.002/device<sup>27,43</sup>). We believe that this study of RTS noise on JL VGAANW devices provides critical information toward a better understanding of nanoscale charge transport and opens new perspectives for high-sensitivity sensors<sup>20,44,45</sup> as the charge noise and charge sensitivity are correlated like in quantum computing, where 1/f noise is an important cause of decoherence<sup>12,13</sup>.




Figure 1. (a) Schematics of the JL and SB structures. (b)  $I_{ds}$  vs.  $V_g$  and  $g_m$  vs.  $V_g$  curves of two JL devices and (c) two SB devices. The diameters and numbers of the nanowires are indicated in the figures.




Figure 2 (a) RTS vs. time trace of the corresponding device at  $V_g = -1.39$  V and  $V_{ds} = -0.1$  V.  $q^*/q$  is estimated with  $C_g$  and Equation (5). (b) Evolution of  $\tau_{up}/(\tau_{up} + \tau_{down})$  vs.  $V_{ds}$  at  $V_g = -1.2$  V. The solid red line is a Fermi distribution fit. (c) Evolution of  $\Delta I_{RTS}$  for different  $V_g$  values plotted along an equivalent trap radius ( $r_{trap}$ ) and measured with a relative spacer resistance of  $R_s/R_{tot}$ . (d) Evolution of  $\Delta I_{RTS}$  for different  $V_{ds}$  values ( $V_g = -1.2$  V). The solid line is fit from Equation (5).




Figure 3. (a) Power spectrum densities of a JL device (16 nm,  $n_{NWs}=16$ ) measured at different  $V_g$  values ( $V_{ds} = -0.1$  V).  $I_{ds}$  vs.  $V_g$  and  $g_m$  vs.  $V_g$  curves of the device are shown in the inset. The solid lines are fits with the  $1/f^{\alpha}$  law + Machlup's description of RTS<sup>39</sup>. (b)  $S_{I}/g_m^2$  of the same device measured in (a).  $N_{ol}$  measurements were performed at  $V_g - V_{th} = -0.2$  V. (c) The density of defects ( $N_{ol}$ ) and (d) the number of defects per nanowire ( $Nb/n_{NWs}$ ) measured on JL and SB devices using q (red) or the effective charge of the traps  $q^*$  (blue) for the estimation. The diameters and  $n_{NWs}$  of the devices included in these results are available in Table S1. For JL devices,  $q^*$  is estimated with  $t_{acc} = 0$ ; and for SB devices,  $q^*$  is estimated with  $t_{acc} = 1$  nm.

Acknowledgement: This work has been supported by the ANR SIBI and ANR LEGO (ANR-18-

CE24-0005-01) and the LAAS-CNRS micro and nanotechnology platform, a member of the

Renatech French national network.

#### **References:**

<sup>1</sup> M.M. Mirza, D.A. MacLaren, A. Samarelli, B.M. Holmes, H. Zhou, S. Thoms, D. MacIntyre, and D.J. Paul, Nano Lett. **14**, 6056 (2014).

<sup>2</sup> G. Timp, J. Bude, K.K. Bourdelle, J. Garno, A. Ghetti, H. Gossmann, M. Green, G. Forsyth, Y. Kim, R. Kleiman, F. Klemens, A. Kornblit, C. Lochstampfor, W. Mansfield, S. Moccio, T. Sorsch, D.M. Tennant, W. Timp, and R. Tung, in *International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318)* (IEEE, Washington, DC, USA, 1999), pp. 55–58.

<sup>3</sup> A. Javey, J. Guo, Q. Wang, M. Lundstrom, and H. Dai, Nature **424**, 654 (2003).

<sup>4</sup> J. Tersoff, Nano Lett. 7, 194 (2007).

<sup>5</sup> K.H. Cho, K.H. Yeo, Y.Y. Yeoh, S.D. Suk, M. Li, J.M. Lee, M.-S. Kim, D.-W. Kim, D. Park, B.H. Hong, Y.C. Jung, and S.W. Hwang, Appl. Phys. Lett. **92**, 052102 (2008).

<sup>6</sup> H.C. Koo, J.H. Kwon, J. Eom, J. Chang, S.H. Han, and M. Johnson, Science **325**, 1515 (2009).

<sup>7</sup> Y.C. Jung, B.H. Hong, L. Choi, S.W. Hwang, K.H. Cho, S.-Y. Lee, D.-W. Kim, and D. Park, Jpn. J. Appl. Phys. **50**, 04DC18 (2011).

<sup>8</sup> N. Clément, K. Nishiguchi, J.F. Dufreche, D. Guerin, A. Fujiwara, and D. Vuillaume, Appl. Phys. Lett. **98**, 014104 (2011).

<sup>9</sup> A. Fujiwara, H. Inokawa, K. Yamazaki, H. Namatsu, Y. Takahashi, N.M. Zimmerman, and S.B. Martin, Appl. Phys. Lett. **88**, 053121 (2006).

<sup>10</sup> F. Liu, M. Bao, H. Kim, K.L. Wang, C. Li, X. Liu, and C. Zhou, Appl. Phys. Lett. **86**, 163102 (2005).

<sup>11</sup> R. Sivakumarasamy, R. Hartkamp, B. Siboulet, J.-F. Dufrêche, K. Nishiguchi, A. Fujiwara, and N. Clément, Nature Mater **17**, 464 (2018).

<sup>12</sup> J. Yoneda, K. Takeda, T. Otsuka, T. Nakajima, M.R. Delbecq, G. Allison, T. Honda, T. Kodera, S. Oda, Y. Hoshi, N. Usami, K.M. Itoh, and S. Tarucha, Nature Nanotech **13**, 102 (2018).

<sup>13</sup> K.W. Chan, W. Huang, C.H. Yang, J.C.C. Hwang, B. Hensen, T. Tanttu, F.E. Hudson, K.M. Itoh, A. Laucht, A. Morello, and A.S. Dzurak, Phys. Rev. Applied **10**, 044017 (2018).

<sup>14</sup> G. Larrieu, Y. Guerfi, X.L. Han, and N. Clément, Solid-State Electronics 130, 9 (2017).

<sup>15</sup> G. Bae, D.-I. Bae, M. Kang, S.M. Hwang, S.S. Kim, B. Seo, T.Y. Kwon, T.J. Lee, C. Moon, Y.M. Choi, K. Oikawa, S. Masuoka, K.Y. Chun, S.H. Park, H.J. Shin, J.C. Kim, K.K. Bhuwalka, D.H. Kim, W.J. Kim, J. Yoo, H.Y. Jeon, M.S. Yang, S.-J. Chung, D. Kim, B.H. Ham, K.J. Park, W.D. Kim, S.H. Park, G. Song, Y.H. Kim, M.S. Kang, K.H. Hwang, C.-H. Park, J.-H. Lee, D.-W. Kim, S.-M. Jung, and H.K. Kang, in *2018 IEEE International Electron Devices Meeting (IEDM)* (IEEE, San Francisco, CA, 2018), p. 28.7.1-28.7.4.

<sup>16</sup> G. Ghibaudo, Solid-State Electronics **32**, 563 (1989).

<sup>17</sup> K.K. Hung, P.K. Ko, C. Hu, and Y.C. Cheng, IEEE Trans. Electron Devices **37**, 654 (1990).

<sup>18</sup> C. Jakobson, I. Bloom, and Y. Nemirovsky, Solid-State Electronics **42**, 1807 (1998).

<sup>19</sup> N. Clément, K. Nishiguchi, A. Fujiwara, and D. Vuillaume, Nat Commun 1, 92 (2010).

<sup>20</sup> N. Clement, K. Nishiguchi, A. Fujiwara, and G. Larrieu, in 2015 International Conference on Noise and Fluctuations (ICNF) (IEEE, Xian, China, 2015), pp. 1–6.

<sup>21</sup> J.-P. Colinge, C.-W. Lee, A. Afzalian, N.D. Akhavan, R. Yan, I. Ferain, P. Razavi, B. O'Neill, A. Blake, M. White, A.-M. Kelleher, B. McCarthy, and R. Murphy, Nature Nanotech **5**, 225 (2010).

<sup>22</sup> J.P. Colinge, C.W. Lee, N. Dehdashti Akhavan, R. Yan, I. Ferain, P. Razavi, A. Kranti, and R. Yu, in *Semiconductor-On-Insulator Materials for Nanoelectronics Applications*, edited by A. Nazarov, J.-P. Colinge, F. Balestra, J.-P. Raskin, F. Gamiz, and V.S. Lysenko (Springer Berlin Heidelberg, Berlin, Heidelberg, 2011), pp. 187–200.

<sup>23</sup> A.N. Nazarov, I. Ferain, N.D. Akhavan, P. Razavi, R. Yu, and J.P. Colinge, Appl. Phys. Lett. **98**, 092111 (2011).

<sup>24</sup> D.-Y. Jeon, S.J. Park, M. Mouis, S. Barraud, G.-T. Kim, and G. Ghibaudo, Solid-State Electronics **81**, 101 (2013).

<sup>25</sup> E. Simoen, A. Veloso, P. Matagne, N. Collaert, and C. Claeys, IEEE Trans. Electron Devices **65**, 1487 (2018).

<sup>26</sup> A. Nazarov, C.-W. Lee, A. Kranti, I. Ferain, R. Yan, N. Dehdashti Akhavan, P. Razavi, R. Yu, and J.-P. Colinge, ECS Trans. **35**, 73 (2019).

<sup>27</sup> E. Simoen, A.V. de Oliveira, P.G.D. Agopian, R. Ritzenthaler, H. Mertens, N. Horiguchi, J.A. Martino, C. Claeys, and A. Veloso, Solid-State Electronics **184**, 108087 (2021).

<sup>28</sup> J. Zhuge, L. Zhang, R. Wang, R. Huang, D.-W. Kim, D. Park, and Y. Wang, Appl. Phys. Lett. **94**, 083503 (2009).

<sup>29</sup> N. Clement, G. Larrieu, and E. Dubois, IEEE Trans. Electron Devices **59**, 180 (2012).

<sup>30</sup> I. Zadorozhnyi, J. Li, S. Pud, H. Hlukhova, V. Handziuk, Y. Kutovyi, M. Petrychuk, and S. Vitusevich, Small **14**, 1702516 (2018).

<sup>31</sup> A. Kumar, J. Müller, A. Lecestre, and G. Larrieu, Hal (Preprint) (2022).

<sup>32</sup> S. Sahay and M.J. Kumar, IEEE Trans. Electron Devices **64**, 1330 (2017).

<sup>33</sup> A. Asenov, R. Balasubramaniam, A.R. Brown, J.H. Davies, and S. Saini, in *International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138)* (IEEE, San Francisco, CA, USA, 2000), pp. 279–282.

<sup>34</sup> Y. Kutovyi, I. Madrid, I. Zadorozhnyi, N. Boichuk, S.H. Kim, T. Fujii, L. Jalabert, A. Offenhaeusser, S. Vitusevich, and N. Clément, Sci Rep **10**, 12678 (2020).

<sup>35</sup> K.P. Cheung and J.P. Campbell, in 2011 IEEE International Conference on IC Design & Technology (IEEE, Kaohsiung, Taiwan, 2011), pp. 1–4.

<sup>36</sup> P. Fantini, A. Ghetti, A. Marinoni, G. Ghidini, A. Visconti, and A. Marmiroli, IEEE Electron Device Lett. **28**, 1114 (2007).

<sup>37</sup> N. Clément, D. Tonneau, H. Dallaporta, V. Bouchiat, D. Fraboulet, D. Mariole, J. Gautier, and V. Safarov, Physica E: Low-Dimensional Systems and Nanostructures **13**, 999 (2002).

<sup>38</sup> A. Ohata, A. Toriumi, and M. Iwase, 6 (n.d.).

<sup>39</sup> S. Machlup, Journal of Applied Physics **25**, 341 (1954).

<sup>40</sup> F.N. Hooge, Physics Letters A **29**, 139 (1969).

<sup>41</sup> N. Clément and G. Larrieu, Appl. Phys. Lett. **103**, 263504 (2013).

<sup>42</sup> C. Mukherjee, C. Maneux, J. Pezard, and G. Larrieu, in 2017 47th European Solid-State Device Research Conference (ESSDERC) (IEEE, Leuven, Belgium, 2017), pp. 34–37.

<sup>43</sup> Data from the papers converted from Not in eV-1.cm-3 assuming uniform repartition (kBT/q), tunneling distance of 1 Å and using devices dimensions provided in the respective papers., (n.d.).

<sup>44</sup> S. Kano, Y. Azuma, D. Tanaka, M. Sakamoto, T. Teranishi, L.W. Smith, C.G. Smith, and Y. Majima, Journal of Applied Physics **114**, 223717 (2013).

<sup>45</sup> R. Chen, L. Li, L. Jiang, X. Yu, D. Zhu, Y. Xiong, D. Zheng, and W. Yang, Nanotechnology **33**, 135707 (2022).