



**HAL**  
open science

## High-Performance Operation and Solder Reflow Compatibility in BEOL-Integrated 16-Kb HfO : Si-Based 1T-1C FeRAM Arrays

T. Francois, J. Coignus, A. Makosiej, B. Giraud, C. Carabasse, J. Barbot, S. Martin, N. Castellani, T. Magis, H. Grampeix, et al.

► **To cite this version:**

T. Francois, J. Coignus, A. Makosiej, B. Giraud, C. Carabasse, et al.. High-Performance Operation and Solder Reflow Compatibility in BEOL-Integrated 16-Kb HfO : Si-Based 1T-1C FeRAM Arrays. IEEE Transactions on Electron Devices, 2022, pp.1-7. 10.1109/TED.2021.3138360 . hal-03596923

**HAL Id: hal-03596923**

**<https://hal.science/hal-03596923v1>**

Submitted on 4 Mar 2022

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# High Performance Operation and Solder Reflow Compatibility in BEOL-integrated 16kbit HfO<sub>2</sub>:Si-based 1T-1C FeRAM Arrays

T. Francois, J. Coignus, A. Makosiej, B. Giraud, C. Carabasse, J. Barbot, S. Martin, N. Castellani, T. Magis, H. Grampeix, S. Van Duijn, C. Mounet, P. Chiquet, U. Schroeder, S. Slesazek, T. Mikolajick, E. Nowak, M. Bocquet, N. Barrett, F. Andrieu, L. Grenouillet

**Abstract**—16kbit 1T-1C FeRAM arrays are demonstrated at 130nm node with TiN/HfO<sub>2</sub>:Si/TiN ferroelectric capacitors integrated in the Back-End-of-Line (BEOL). 0 state and 1 state distributions measured on the arrays demonstrate perfect yield at 4.8V operation, with extrapolations suggesting memory window is still open at 6 sigma statistics. Programming speed down to 4ns at 4V is highlighted at the array level, together with endurance up to 10<sup>7</sup> cycles. Promising data retention up to 10<sup>4</sup>s at 125°C is measured on the arrays and, for the first time, solder reflow compatibility is demonstrated for HfO<sub>2</sub>-based FeRAM. Memory window on 16kbit arrays remains open down to 2.5V programming voltage and when capacitor area decreases from 0.36μm<sup>2</sup> down to 0.16μm<sup>2</sup>, with calculated programming energy lower than 100fJ/bit. These results pave the way to competitive ultra-low power embedded non-volatile memories at more advanced nodes.

**Index Terms**—16kbit array, ferroelectric random-access memory (FeRAM), 130-nm technology node, HfO<sub>2</sub>:Si, hafnium oxide, solder reflow, data retention, endurance, emerging memory, nonvolatile memory (NVM), ferroelectric memories.

Manuscript received MONTH XX, 202X; revised MONTH XX, 202X; accepted MONTH XX, 202X. Date of publication MONTH XX, 202X; date of current version MONTH XX, 202X. This work has received funding from the European Union's Horizon 2020 research and innovation program under Grant Agreement No. 780302 (3eFERRO project).

T. Francois, J. Coignus, C. Carabasse, J. Barbot, S. Martin, N. Castellani, T. Magis, H. Grampeix, S. Van Duijn, C. Mounet, E. Nowak, F. Andrieu and L. Grenouillet are with CEA, LETI, University Grenoble-Alpes, Grenoble, France (email: [terry.francois@cea.fr](mailto:terry.francois@cea.fr); [jean.coignus@cea.fr](mailto:jean.coignus@cea.fr); [catherine.carabasse@cea.fr](mailto:catherine.carabasse@cea.fr); [justine.barbot@cea.fr](mailto:justine.barbot@cea.fr); [simon.martin@cea.fr](mailto:simon.martin@cea.fr); [niccolo.castellani@cea.fr](mailto:niccolo.castellani@cea.fr); [thomas.magis@cea.fr](mailto:thomas.magis@cea.fr); [helen.grampeix@cea.fr](mailto:helen.grampeix@cea.fr); [sophie.vanduijn@cea.fr](mailto:sophie.vanduijn@cea.fr); [christopher.mounet@cea.fr](mailto:christopher.mounet@cea.fr); [etienne.nowak@cea.fr](mailto:etienne.nowak@cea.fr); [francois.andrieu@cea.fr](mailto:francois.andrieu@cea.fr); [laurent.grenouillet@cea.fr](mailto:laurent.grenouillet@cea.fr))

A. Makosiej and B. Giraud are with CEA, LIST, University Grenoble-Alpes, Grenoble, France (email: [adam.makosiej@cea.fr](mailto:adam.makosiej@cea.fr); [bastien.giraud@cea.fr](mailto:bastien.giraud@cea.fr))

P. Chiquet and M. Bocquet are with Aix Marseille University, Université de Toulon, CNRS, IM2NP, Marseille, France (email: [philippe.chiquet@im2np.fr](mailto:philippe.chiquet@im2np.fr); [marc.bocquet@im2np.fr](mailto:marc.bocquet@im2np.fr))

U. Schroeder, S. Slesazek and T. Mikolajick are with NaMLab gGmbH, Dresden, Germany (email: [uwe.schroeder@namlab.com](mailto:uwe.schroeder@namlab.com); [stefan.slesazek@namlab.com](mailto:stefan.slesazek@namlab.com); [thomas.mikolajick@namlab.com](mailto:thomas.mikolajick@namlab.com))

N. Barrett is with SPEC, CEA, CNRS, University Paris-Saclay, CEA Saclay, Gif-sur-Yvette, France (email: [nick.barrett@cea.fr](mailto:nick.barrett@cea.fr))

## I. Introduction

SINCE 2011 [1], ferroelectric HfO<sub>2</sub> is paving the way towards the next generation of ferroelectric non-volatile memory devices for high endurance and ultra-low power applications. Recently, TiN/Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>/TiN [2] and TiN/HfO<sub>2</sub>:Si/TiN [3] ferroelectric capacitors were successfully integrated in the Back-End-Of-Line (BEOL) of 130nm CMOS technology, demonstrating their scalability and compatibility with low thermal budgets. Functional FeRAM arrays were reported for the first time by Okuno et al [4], [5], in which the Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>-based capacitor (1C) of the bitcell is integrated in the Middle-Of-Line (MOL) on the contact of the transistor (1T), prior to BEOL process. This integration approach allows crystallization anneal higher than 500°C to be used [5]. In this paper, 16kbit 1T-1C FeRAM arrays with BEOL integrated HfO<sub>2</sub>:Si-based ferroelectric capacitors are designed and demonstrated for the first time. First, state distributions at the array level are measured through specific methodology accounting for the destructive reading nature of FeRAM. Then, data retention at 125°C and solder reflow immunity are assessed. Programming kinetics and endurance are analyzed depending on the reading parameters, their dynamic being discussed according to the analog stand-alone capacitor characterization. Finally, operation towards low voltages and capacitor scaling potential are studied, foreshadowing performance towards more advanced technological nodes.

## II. 1T-1C FERAM ARRAY INTEGRATION AT 130NM NODE

### A. Ferroelectric 16kbit arrays fabrication

TiN/HfO<sub>2</sub>:Si(10nm)/TiN capacitors with designed areas of 0.36μm<sup>2</sup>, 0.24μm<sup>2</sup> and 0.16μm<sup>2</sup> have been integrated in the BEOL of 130nm CMOS technology between Metal 4 and Metal 5 lines (Fig. 1) [3]. The HfO<sub>2</sub> film was deposited by atomic layer deposition in an ASM Polygon Pulsar chamber at 300°C with HfCl<sub>4</sub> and H<sub>2</sub>O as precursors. The oxide film was then Silicon-doped by ion implantation, targeting a 1% Si mean concentration, as formerly reported [6]. TiN electrodes have been deposited by physical vapor deposition at 350°C and the

resulting stack was further etched to define the capacitors diameter. Capacitors were then encapsulated by SiN and SiO<sub>2</sub> deposited at 400°C, followed by a planarization step prior to via opening and M5 deposition at 450°C.




Figure 1: Scanning Transmission Electron Microscope (STEM) cross-section image of TiN/HfO<sub>2</sub>:Si/TiN ferroelectric capacitors integrated within 1T-1C 16kbit array between M4 and M5 of 130nm CMOS, with inset, energy dispersive X-ray (EDX) cross-section image of a 0.55µm diameter capacitor.

### B. Ferroelectric characterization of 1T-1C structures

Various test structures have been designed, from single bitcell with one capacitor connected to the drain of a transistor (1T-1C), up to 16kbit 1T-1C arrays. Stand-alone 1T-1C structures have been electrically measured at wafer level with Positive-Up-Negative-Down (PUND) technique (4.8V 10kHz) [7] along square-shaped cycling (4.8V 2µs), in order to mimic the electrical signal waveform used for the latter 16kbit arrays (Fig. 2).




Figure 2: (a) Remanent polarization  $2.P_R$  and (b) coercive field  $E_C$  along cycling measured on 1T-1C structures cycled with square electrical pulses (4.8V 2µs). The mean value on 5 dies tested in this paper is extracted. The blue dot represents the median  $2.P_R$  considered in the 16kbit arrays on the same wafer, i.e. after 1000 cycles 4.8V 2µs.

Remanent polarization ( $2.P_R$ ) shows the expected wake-up, stable and fatigue phases of HfO<sub>2</sub>-based ferroelectric capacitors. The evolutions of  $2.P_R$  through cycling have been thoroughly studied in literature and represent a challenge for HfO<sub>2</sub>-based memory arrays, as later presented. Several mechanisms are proposed in the literature. A first possibility is a field-cycling-induced phase transitions from monoclinic [8]–[10] or [11] tetragonal phase to orthorhombic ferroelectric phase. Another one states that an interfacial “dead” layer, hindering ferroelectric switching through electric field local modifications, vanishes along field cycling [10], [12], [13]. Finally, the most studied mechanism proposes in-

homogeneously distributed charges, *e.g.* oxygen vacancies, inducing a built-in electric field pinning ferroelectric domains, that redistribute through electrical cycling [9], [13]–[16].

The maximum  $2.P_R$  value of 40µC/cm<sup>2</sup> measured (Fig. 2 (a)) appears to be at the state-of-the-art for HfO<sub>2</sub>-based ferroelectric materials, even compared to Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> which is among the most used and most ferroelectric of the HfO<sub>2</sub>-based layers [17]. Extracted coercive fields below 2MV/cm (Fig. 2 (b)) promise low voltage operation, as discussed later on. In the following, and unless specified, 16kbit array reported data have been measured after an initial wake-up operation of 1000 cycles using a 4.8V 2µs square signal.

### III. 1T-1C FeRAM ARRAY WORKING PRINCIPLE AND CIRCUIT FEATURES

The 128x128 16kbit array features Scan Chains for bitcell addressing and circuit control, Pulse Generators for tuning pulse widths over more than 3 decades, capacitive bitcell reading via Sense Amplifiers and Write-Back capability after destructive read operations. 1T-1C programming operations and conventions are summarized in Fig. 3: ferroelectric 0 and 1 states are defined as bitcell states after pulsing Source Line (SL) and Bit Line (BL), respectively.




Figure 3: (a) Schematic of the 1T-1C bitcell's programming operations where either the SL or the BL is positively pulsed. (b) Schematic of the 1T-1C architecture within the FeRAM array. (c) Read operations where only SL pulses are used and  $V_{BL}$  voltages representation according to equations (1).

Subsequent read operations consist in an attempt to program a 0 state via SL pulsing, with floating BL potential: depending on the capacitor ferroelectric state (0 or 1), BL potential elevates, following charge sharing between the 1C capacitance  $C_d$  and the BL capacitance  $C_{BL}$ , at either  $V_{BL}^{NSW}$  (no ferroelectric switch, *i.e.* pure dielectric response) or  $V_{BL}^{SW}$  (dielectric response with an additional contribution of switched ferroelectric charge). These potentials can be calculated according to the schematic of Fig. 3b as:

$$\begin{aligned} V_{BL}^{NSW} &= \frac{C_d}{C_d + C_{BL}} \times V_{SL} \\ V_{BL}^{SW} &= \frac{C_d}{C_d + C_{BL}} \times V_{SL} + \frac{2.P_R \times A}{C_d + C_{BL}} \end{aligned} \quad (1)$$

Where  $V_{SL}$  and  $A$  denote the SL voltage and the ferroelectric capacitor's area, respectively. Fig. 3c is the simulation of the

$V_{BL}$  behavior calculated with the equations (1) during a read operation, where a variability on  $2 \cdot P_R$  and  $\epsilon_r$  is introduced to emulate bitcell variability at the 16kbit array level.  $V_{BL}$  is then compared to an a priori fixed reference potential  $V_{REF}$  with one Sense Amplifier (SA) per BL (Fig. 3c), denoted by the green dashed-line representing the optimum  $V_{REF}$  position leading to a correct Read operation. Digital SA outputs are stored in a buffer prior to data reading.

#### IV. 16KBIT 1T-1C FERAM ARRAY PERFORMANCE

##### A. States distributions and Memory Window

The distribution of 0 state (and 1 state respectively) has been extracted by alternating several programming 0 (and 1 respectively) and read operations with 4.8V 2 $\mu$ s pulses. The procedure is as follows: the bitcells are first programmed in either the 0 (respectively 1) state. Then, a first read operation is performed, starting with a low  $V_{REF}$  value. As  $V_{REF}$  is low,  $V_{REF} < V_{BL}^{NSW}$  (respectively  $V_{REF} < V_{BL}^{SW}$ ), hence the SA output is 1 in any case for the first read and therefore none of the bitcells falls in the 0 population. Subsequently, the bitcells are re-programmed at 0 (respectively 1) and read again, but with a slightly higher  $V_{REF}$ . This operation is repeated, with incrementing  $V_{REF}$  values, counting the bitcells within the array falling into the 0 (or 1) population for each  $V_{REF}$ , until  $V_{REF} > V_{BL}^{NSW}$  (or  $V_{REF} > V_{BL}^{SW}$ ), *i.e.* until the SA output is 0 for every bitcell in the array.

Both states are found to follow normal distributions and a fully opened 170mV Memory Window (MW) is demonstrated at 16kbit-scale with 0.36  $\mu$ m<sup>2</sup> integrated capacitors, without any bit failure (Fig. 4). Extrapolating towards higher statistics demonstrates MW still opened at  $6\sigma=32$ mV, suggesting potential for Gbit-size arrays.




Figure 4: 0 and 1 state distributions measured on 16kbit array with 0.36 $\mu$ m<sup>2</sup> TiN/HfO<sub>2</sub>:Si/TiN capacitors using 25mV incremental  $V_{REF}$  steps and 4.8V 2 $\mu$ s programming and read pulses. The blue box corresponds to the MW at the 16kbit-scale while the green one stands for the  $6\sigma$  extrapolation.

The 0 state distribution is found sharper than the 1 state one which can be understood through equation (1): while the dispersion of  $V_{BL}^{NSW}$  is only driven by the variability of the HfO<sub>2</sub>'s dielectric parameters inside the array,  $V_{BL}^{SW}$  accounts, in addition, for the dispersion of the ferroelectric polarization. Fig. 3 (c) directly illustrates such difference.

The difference  $\Delta V_{BL}=V_{BL}^{SW}-V_{BL}^{NSW}$  on each independent bitcells isolates the contribution of pure ferroelectric switching

and is found homogeneously distributed across the 16kbit array without design-driven variation. From measured distributions,  $V_{REF}=0.85$ V is defined for the 16kbit array digital reading operations. Using this  $V_{REF}$ , a bit failure free bitmap pattern is achieved with 4.8V 2 $\mu$ s operations, *cf.* Fig. 6 of [18].

##### B. Time/Temperature stability assessment

The retention of the programmed information within a memory through time and/or elevated temperature is a primordial parameter for NVM technologies [19] and appears to be one of the main weak points of HfO<sub>2</sub>-based memories [17]. To the author's knowledge, such characterizations has never been done at the array level for HfO<sub>2</sub>-based FeRAM. In the literature, the retention of polarization is evaluated on stand-alone capacitors through a methodology similar to the PUND characterization. It allows the extraction of 6 different analog retentions values, depending on the pulsing scheme [20]. The programming and reading schematics of Fig. 3 define the SS<sup>+</sup> and OS<sup>+</sup> (*cf.* Fig. 3 of [20]) as the evaluated one in this circuit.

However, the destructive nature of read operation does not allow to track directly the retention of polarization after high temperature bake. Data retention evaluation has thus been performed on a 16kbit array subdivided in 8 regions, each region being pre-programmed and baked equivalently but read with different  $V_{REF}$  values in order to assess distribution drift with temperature bake.

A nominal 0.85V  $V_{REF}$  operation shows no bit failure after a 10<sup>4</sup>s bake at 125°C, while  $V_{REF}$  values targeting the core of  $t=0$ s distributions show a slight distribution drift (Fig. 5). No satisfactory extrapolation up to 10 years can be provided with confidence at the moment. However as the MW remains fully open after 10<sup>4</sup>s at 125°C and a negligible distribution drift is observed, FeRAM's data retention at the array level is not found as detrimental as expected from single 1C capacitors characterizations.




Figure 5: Drift of 0 and 1 states partial distributions along Data Retention test at 125°C. The dashed-lines represent the  $V_{REF}$  repartition, the 8 different regions being scrambled over the array in order not to be impacted by location effects.

Promising data retention is confirmed by the demonstration of HfO<sub>2</sub>:Si FeRAM immunity to solder reflow. A pattern pre-programmed at 4.8V 2 $\mu$ s on the 16kbit array is found able to withstand three successive Surface Mount Technology (SMT) temperature stresses (max temperature of 260°C for 30s), without any bit failure for both memory states, *cf.* Fig. 9 of [18].

### C. Programming kinetics of the 16kbit array

Internal Pulse Generators (PG) allow to probe the 1T-1C FeRAM switching kinetics from 1.7 $\mu$ s down to 520ps. From 0 and 1 states pre-programmed at 4.8V 2 $\mu$ s, various pulse widths and amplitudes have been applied to the entire 16kbit array and bit failures are here reported for bitcells not capable to overcome  $V_{REF}=0.85V$  (Fig. 6).




Figure 6: Evaluation of the bit programming failure of 0 and 1 states at various voltages and pulse widths down to sub-ns pulses using internal Pulse Generators. A 4.8V 2 $\mu$ s pre-set pulse of opposite state is applied prior to the characterized pulse. A fixed  $V_{REF}$  of 0.85V is used for all pulses. The blue cross highlights the pulse considered for endurance evaluation.

For the first time, a constant  $V_{REF}$  sensing offer a realistic vision of both states programming kinetics. Programming capability at 4ns is demonstrated at 4V for both states (Fig. 6). Based on this voltage-time trade-off investigation performed at the 16kbit array level, a 40ns 4V pulse is defined for the endurance evaluation reported in section IV D.




Figure 7: Minimum pulse width required to avoid any bit failure depending on the  $V_{REF}$ , at several programming pulse amplitude.

Evaluation using other  $V_{REF}$  values has been found to improve sensitivity to fast pulses for one state while being detrimental for the other one. Figure 7 shows the minimum programming pulse width, *i.e.* SL pulses and BL pulses for 0 state and 1 state respectively, leading to a bit failure free read operation depending on the reference voltage  $V_{REF}$ . While decreasing  $V_{REF}$  allows the use of shorter pulses for the 1 state, the opposite effect is observed for the 0 state. The minimum pulse width can decrease of up to a decade for a 100mV  $V_{REF}$  decrease at 3.0V pulse amplitude. Hence, for FeRAM technologies based on Sense Amplifiers for the reading operations, programming kinetics have to be carefully measured at specified  $V_{REF}$ . In our case,  $V_{REF} = 0.85V$  chosen regarding the distributions of Fig. 4 appears to be the optimum reference voltage for all tested parameters.

The used methodology does not allow measuring the intrinsic switching kinetics of ferroelectric domains as only a fraction of switched domains could lead to a correct read operation depending on the used  $V_{REF}$ . However, no matter which pulse amplitude or which  $V_{REF}$  used, 520ps programming pulses have not lead to any correct subsequent reading. In the meantime, with 1.1ns programming pulses, *i.e.* the second shortest pulse used in this work, several correct reads have been acquired even with less favorable  $V_{REF}$  or at lower pulse amplitudes. Even though it is not possible to affirm that not a single ferroelectric domain has been switched with 520ps pulses, this observation strongly correlates with Lyu *et al.* [21] that demonstrated up to now the fastest ferroelectric switching times of 925ps with 6MV/cm pulses.

### D. Endurance performance of the 16kbit array




Figure 8: Endurance of the 16kbit array with a cycling pulse of 4.0V 40ns, as depicted in inset, measured with a read pulse of 4.8V 2 $\mu$ s at a fixed  $V_{REF}=0.85V$ .

Unlike previously reported data measured after 10<sup>3</sup> cycles that aimed wake up the bitcells at 4.8V 2 $\mu$ s pulses, endurance evaluation has been conducted at 16kbit scale without bitcell electrical preconditioning (*i.e.* starting at pristine state). Here again, an optimized  $V_{REF}=0.85V$  shows excellent 16kbit FeRAM operation during 10<sup>7</sup> cycles (test limit) (Fig. 8).




Figure 9: States distributions after 10<sup>7</sup> cycles 4.0V 40ns, where the devices in Hard Breakdown (HBD), *i.e.*  $V_{REF}^{SW} - V_{REF}^{NSW} = 0V$ , and the Soft Breakdown (SBD) devices ( $V_{REF}^{NSW} > 0.95V$ ) are highlighted respectively by the red and blue circles.

Distributions measured after 10<sup>7</sup> cycles show that bit failures originate from Hard and Soft Breakdown events (0.46% and

0.90%, respectively), while ferroelectric performance is preserved as seen from  $\Delta V_{REF} > 0$  at  $0\sigma$  (Fig. 9). No preferential spatial location for breakdown is found in post-endurance bitmaps, cf. Fig. 11 (c) of [18]. In the case of 4V device operation, dielectric reliability is thus the limiting factor for 10nm HfO<sub>2</sub>:Si films and scaling down the operating voltage is expected to improve endurance performance [22] towards the intrinsic limits of ferroelectric fatigue. Also, previous work with similar BEOL-integration reported an increase of 3 orders of magnitude on endurance using ferroelectric Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> ALD deposited layer rather than HfO<sub>2</sub>:Si doped by ion implantation [22]. Such endurance performance are expected to bridge the gap toward the  $10^{15}$  cycling capability of commercial perovskite-based memories.

As for programming kinetics, endurance evaluation is found sensitive to the chosen  $V_{REF}$ . Fig 10 depicts the endurance performance of a single 16kbit array sub-divided in 4  $V_{REF}$ . As expected, increasing  $V_{REF}$  benefits the 0 State readings, *e.g.* no bitfails are measured at  $V_{REF} = 0.9V$  up to the last  $10^7$  point, while deteriorating the 1 State readings. While the wake-up behavior poorly affects the 0 State, mostly seen with  $V_{REF} = 0.75V$  and  $0.8V$ , it has an important impact on the 1 State.




Figure 10: Endurance of the 16kbit array with a cycling pulse of 4.0V 40ns measured with a read pulse of 4.8V 2 $\mu$ s at 4 different  $V_{REF}$  values.

The decrease of the 1 state bit failure up to  $10^4/10^5$  cycles is explained by the ferroelectric wake-up, where the ferroelectric switching charges will increase. Indeed, the evolution along cycling of the 1 state depends on both the dielectric and the ferroelectric characteristics while only the variation of dielectric parameters can influence the 0 state. Fig. 2 (a) highlights an increase of 60% in  $2.P_R$  between pristine and wake-up stage and subsequent decrease of 20% up to  $10^6$  cycles (test limit). It demonstrates a high variation of the ferroelectric parameters, even though the cycling pulse scheme from Fig. 2 to Fig. 10 varies, *i.e.* different polarization values and dynamics are expected [23]. In the meantime, the magnitude of evolution of dielectric variables through wake-up phenomena is expected to be of a lower value, *e.g.* the variation of permittivity with field-induced phase change [10], [11].

## V. VOLTAGE AND AREA SCALING ASSESSMENT

### A. Correction of $C_{BL}$ 's design-induced variation

Distributions of lower voltage operations down to 2.5V, with constant 2 $\mu$ s-wide pulses have been measured, cf. Fig 12 (a) of [18], and corresponding MW is extracted. The 16kbit memory window remains fully open down to 2.5V operating voltages. Compared to the monotonic dependence of remanent

polarization with programming voltage measured on stand-alone 1T-1C bitcell (Fig. 11), MW at the 16kbit scale is found optimal at intermediate voltage, *e.g.* 4V for 0.36 $\mu$ m<sup>2</sup> area capacitors.




Figure 11: Memory Window at 16kbit scale as a function of programming/reading voltage from 4.8V down to 2.5V at constant 2 $\mu$ s pulse width (0.36 $\mu$ m<sup>2</sup> TiN/HfO<sub>2</sub>:Si/TiN capacitors) compared with  $2.P_R$  after wake-up measured on a stand-alone 1T-1C capacitor.

The expected reduction of MW with voltage scaling (*i.e.* less ferroelectric domains being switched) is partly compensated by improved distribution slopes, attributed to their dielectric component rather than a ferroelectric effect. The origin of 0 state slope partly lies in a gradient effect along the 128 BLs of the array, as seen in the 0 state bitmap reported in Fig. 12.




Figure 12:  $V_{REF}^{NSW}$  bitmap at 4.8V showing a gradient along BLs, attributed to a gradient of  $C_{BL}$ .

Regarding the homogeneity of ferroelectric properties within the array, this effect is attributed to BL-dependent  $C_{BL}$  values, thus a design-induced variation. 0 state dependence with BL location has been suppressed while preserving the variability within each WL in order to simulate a future design update correcting from  $C_{BL}$  variations. Fig. 13 shows an improvement of 0 state from 28mV/ $\sigma$  down to 19mV/ $\sigma$  at 4.8V and a subsequent improvement of the 4.8V MW from 170mV to 188mV (less distribution overlap).




Figure 13: (top) In solid lines, 0 state experimental distribution's slope along increasing programming/read voltage amplitude and in dashed line, slopes corrected from the CBL gradient. (bottom) In solid lines, experimental 16kbit MW corresponding to Fig. 7 and in dashed lines, MW expected after CBL gradient correction.

### B. Capacitor scaling and switching energy

Capacitor area scaling down to  $0.16\mu\text{m}^2$  is reported in Fig. 14 for various operating voltages. MW opened at 16kbit scale (no bit failure) is demonstrated for 3V operation on  $0.16\mu\text{m}^2$  scaled bitcells. Correcting for  $C_{\text{BL}}$  variations across BLs leads to fully opened MW for  $0.16\mu\text{m}^2$  bitcells, whatever the operating voltage down to 2.5V.




Figure 14: 16kbit-scale MW after  $C_{\text{BL}}$  correction when varying programming and read pulse amplitude from 4.8V down to 2.5V at constant  $2\mu\text{s}$  pulse width measured for 3 capacitor areas, down to  $0.16\mu\text{m}^2$ .

From 16kbit test structures with different capacitor areas, a 280fF median  $C_{\text{BL}}$  value is extracted, assuming  $\epsilon_{\text{rHfO}_2:\text{Si}}=30$  and  $2.P_{\text{R}}=35\mu\text{C}/\text{cm}^2$  extracted from stand-alone 1T-1C located on the same die. Fig. 15 proposes an extrapolation of 1T-1C HfO<sub>2</sub>:Si FeRAM scaling capability based on actual ferroelectric performance: lowering  $C_{\text{BL}}$  tends to improve MW and appears necessary for accompanying the reduction of capacitor area while preserving memory performance. Thus, advanced technological nodes providing lower access capacitance per BL are expected to drastically improve MW and/or allow aggressive capacitor scaling.




Figure 15: Simulation of median MW (streamlines) with  $C_{\text{BL}}$  and capacitor area scaling. Horizontal dashed line indicates the actual  $C_{\text{BL}}$  achieved with 130nm technology node, and colored markers show experimental  $\Delta V_{\text{REF}}$  at  $0\sigma$ .

From  $\Delta V_{\text{REF}}$ , one may derive the median ferroelectric switching energy here calculated as:

$$E = 2.P_{\text{R}} \times A \times V_{\text{prog}} = \Delta V_{\text{REF},0\sigma} \times (C_{\text{d}} + C_{\text{BL}}) \times V_{\text{prog}} \quad (2)$$

With  $\epsilon_{\text{rHfO}_2:\text{Si}}=30$  and  $C_{\text{BL}}=280\text{fF}$ , an energy lower than 100fJ/bit is demonstrated at low voltage operation on  $0.16\mu\text{m}^2$  capacitor area, highlighting the potential of 1T-1C FeRAM technology for ultra low-power application at more advanced nodes (Fig. 16).




Figure 16: Median ferroelectric switching energy per bit calculated with equation (2), using  $\epsilon_{\text{rHfO}_2:\text{Si}}=30$  and  $C_{\text{BL}}=280\text{fF}$ .

## VI. CONCLUSION AND PERSPECTIVES

For the first time, 16kbit BEOL-integrated FeRAM arrays with 10nm HfO<sub>2</sub>:Si-based ferroelectric capacitor are reported.  $0.36\mu\text{m}^2$  capacitor area-based 1T-1C arrays demonstrate a memory window of 170mV, extrapolated to 32mV for Gbit-size arrays, at 4.8V  $2\mu\text{s}$  operating voltages. Programming kinetics have thereafter been investigated and 4ns writing capability is demonstrated for programming voltage of 4V. Endurance performance up to  $10^7$  is reported on a full 16kbit array with 40ns 4V programming pulses and the wake-up/fatigue phases of ferroelectric materials are highlighted through  $V_{\text{REF}}$  tuning. Resistance to threefold solder reflows is demonstrated for the first time on HfO<sub>2</sub>-based FeRAM arrays together with data retention up to 125°C after  $10^4\text{s}$ . Influence of operation voltages on state distributions is measured for 3 capacitor areas, down to

0.16 $\mu$ m<sup>2</sup>. Subsequently, design-induced variability correction leads to 16kbit memory window fully opened even for 0.16 $\mu$ m<sup>2</sup> capacitor area upon 2.5V operation voltages. Specific design improvement for further scaling and more advanced nodes is presented and sub-10mV/ $\sigma$  state distribution slopes are expected.

## REFERENCES

- [1] T. S. Bösccke, J. Müller, D. Bräuhäus, U. Schröder, and U. Böttger, 'Ferroelectricity in hafnium oxide thin films', *Applied Physics Letters*, vol. 99, no. 10, p. 102903, Sep. 2011, doi: 10.1063/1.3634052.
- [2] T. Francois *et al.*, 'Demonstration of BEOL-compatible ferroelectric Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> scaled FeRAM co-integrated with 130nm CMOS for embedded NVM applications', in *2019 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2019, p. 15.7.1-15.7.4. doi: 10.1109/IEDM19573.2019.8993485.
- [3] L. Grenouillet *et al.*, 'Nanosecond Laser Anneal (NLA) for Si-Implanted HfO<sub>2</sub> Ferroelectric Memories Integrated in Back-End of Line (BEOL)', in *2020 IEEE Symposium on VLSI Technology*, Honolulu, HI, USA, Jun. 2020, pp. 1–2. doi: 10.1109/VLSITechnology18217.2020.9265061.
- [4] J. Okuno *et al.*, 'SoC Compatible 1T1C FeRAM Memory Array Based on Ferroelectric Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub>', in *2020 IEEE Symposium on VLSI Technology*, Honolulu, HI, USA, Jun. 2020, pp. 1–2. doi: 10.1109/VLSITechnology18217.2020.9265063.
- [5] J. Okuno *et al.*, 'High-Endurance and Low-Voltage operation of 1T1C FeRAM Arrays for Nonvolatile Memory Application', in *2021 IEEE International Memory Workshop (IMW)*, Dresden, Germany, May 2021, pp. 1–3. doi: 10.1109/IMW51353.2021.9439595.
- [6] T. Francois *et al.*, 'Evaluation of Ferroelectricity in Si-implanted HfO<sub>2</sub> along Cycling', presented at the The Japan Society of Applied Physics, Jul. 2018. Accessed: Feb. 01, 2019. [Online]. Available: <https://confit.atlas.jp/guide/event/ssdm2018/subject/C-6-02/detail>
- [7] I. Fina *et al.*, 'Nonferroelectric contributions to the hysteresis cycles in manganite thin films: A comparative study of measurement techniques', *Journal of Applied Physics*, vol. 109, no. 7, p. 074105, Apr. 2011, doi: 10.1063/1.3555098.
- [8] D. Martin *et al.*, 'Ferroelectricity in Si-Doped HfO<sub>2</sub> Revealed: A Binary Lead-Free Ferroelectric', *Advanced Materials*, vol. 26, no. 48, pp. 8198–8202, Dec. 2014, doi: 10.1002/adma.201403115.
- [9] M. Pešić *et al.*, 'Physical Mechanisms behind the Field-Cycling Behavior of HfO<sub>2</sub>-Based Ferroelectric Capacitors', *Advanced Functional Materials*, vol. 26, no. 25, pp. 4601–4612, Jul. 2016, doi: 10.1002/adfm.201600590.
- [10] E. D. Grimley *et al.*, 'Structural Changes Underlying Field-Cycling Phenomena in Ferroelectric HfO<sub>2</sub> Thin Films', *Advanced Electronic Materials*, vol. 2, no. 9, p. 1600173, Sep. 2016, doi: 10.1002/aelm.201600173.
- [11] P. D. Lomenzo *et al.*, 'TaN interface properties and electric field cycling effects on ferroelectric Si-doped HfO<sub>2</sub> thin films', *Journal of Applied Physics*, vol. 117, no. 13, p. 134105, Apr. 2015, doi: 10.1063/1.4916715.
- [12] H. J. Kim *et al.*, 'A study on the wake-up effect of ferroelectric Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> films by pulse-switching measurement', *Nanoscale*, vol. 8, no. 3, pp. 1383–1389, 2016.
- [13] U. Schroeder *et al.*, 'Impact of field cycling on HfO<sub>2</sub> based non-volatile memory devices', in *Solid-State Device Research Conference (ESSDERC), 2016 46th European*, 2016, pp. 364–368.
- [14] T. Schenk, M. Hoffmann, J. Ocker, M. Pešić, T. Mikolajick, and U. Schroeder, 'Complex Internal Bias Fields in Ferroelectric Hafnium Oxide', *ACS Applied Materials & Interfaces*, vol. 7, no. 36, pp. 20224–20233, Sep. 2015, doi: 10.1021/acsami.5b05773.
- [15] C. Liu *et al.*, 'Role of Oxygen Vacancies in Electric Field Cycling Behaviors of Ferroelectric Hafnium Oxide', in *2018 IEEE International Electron Devices Meeting (IEDM)*, Dec. 2018, p. 16.4.1-16.4.4. doi: 10.1109/IEDM.2018.8614540.
- [16] W. Hamouda *et al.*, 'Physical chemistry of the TiN/Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> interface', *Journal of Applied Physics*, vol. 127, no. 6, p. 064105, Feb. 2020, doi: 10.1063/1.5128502.
- [17] M. H. Park, Y. H. Lee, T. Mikolajick, U. Schroeder, and C. S. Hwang, 'Review and perspective on ferroelectric HfO<sub>2</sub>-based thin films for memory applications', *MRS Communications*, vol. 8, no. 03, pp. 795–808, Sep. 2018, doi: 10.1557/mrc.2018.175.
- [18] T. Francois *et al.*, '16kbit HfO<sub>2</sub>:Si-based 1T-1C FeRAM Arrays Demonstrating High Performance Operation and Solder Reflow Compatibility', in *2021 IEEE International Electron Devices Meeting (IEDM)*, San Francisco, CA, USA, Dec. 2021, p. 33.1.1-33.1.4.
- [19] R. Strenz, 'Review and Outlook on Embedded NVM Technologies – From Evolution to Revolution', in *2020 IEEE International Memory Workshop (IMW)*, Dresden, Germany, May 2020, pp. 1–4. doi: 10.1109/IMW48823.2020.9108121.
- [20] S. Mueller, J. Muller, U. Schroeder, and T. Mikolajick, 'Reliability Characteristics of Ferroelectric HfO<sub>2</sub>:Si Thin Films for Memory Applications', *IEEE Transactions on Device and Materials Reliability*, vol. 13, no. 1, pp. 93–97, Mar. 2013, doi: 10.1109/TDMR.2012.2216269.
- [21] X. Lyu, M. Si, P. R. Shrestha, K. P. Cheung, and P. D. Ye, 'First Direct Measurement of Sub-Nanosecond Polarization Switching in Ferroelectric Hafnium Zirconium Oxide', in *2019 IEEE International Electron Devices Meeting (IEDM)*, Dec. 2019, p. 15.2.1-15.2.4. doi: 10.1109/IEDM19573.2019.8993509.
- [22] T. Francois *et al.*, 'Impact of area scaling on the ferroelectric properties of back-end of line compatible Hf<sub>0.5</sub>Zr<sub>0.5</sub>O<sub>2</sub> and Si:HfO<sub>2</sub>-based MFM capacitors', *Appl. Phys. Lett.*, vol. 118, no. 6, p. 062904, Feb. 2021, doi: 10.1063/5.0035650.
- [23] T. Francois *et al.*, 'Ferroelectric HfO<sub>2</sub> for Memory Applications: Impact of Si Doping Technique and Bias Pulse Engineering on Switching Performance', in *2019 IEEE 11th International Memory Workshop (IMW)*, 2019, pp. 1–4.