Optimization of a Gate Distribution Layout to Compensate the Current Imbalance Generated by the 3D Geometry of a Railway Inverter - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Energies Année : 2021

Optimization of a Gate Distribution Layout to Compensate the Current Imbalance Generated by the 3D Geometry of a Railway Inverter

Résumé

The impact of the stray inductances originated from interconnects in power electronics becomes crucial with the next generation of SiC devices. This paper shows that the existing layout of a railway inverter, operating with Si IGBTs already exhibits a dynamic current imbalance between paralleled modules. This will not allow using this geometry with SiC MOSFETs. A complete investigation of the electromagnetic origin of this issue has been performed. A generic circuit model has been proposed to establish a cabling rule to design a Gate Distribution Printed Circuit Board (PCB) in such a way that it compensates the power dissymmetry. An optimization strategy has been used to obtain a new geometry of this PCB, which has been validated with a time domain simulation.
Fichier principal
Vignette du fichier
Optimization_of_a_Gate_Distribution_Layout_to_Comp.pdf (2.54 Mo) Télécharger le fichier
Origine : Fichiers éditeurs autorisés sur une archive ouverte

Dates et versions

hal-03564739 , version 1 (10-02-2022)

Identifiants

Citer

Andressa Nakahata-Medrado, Jean-Luc Schanen, Jean-Michel Guichon, Pierre-Olivier Jeannin, Emmanuel Batista, et al.. Optimization of a Gate Distribution Layout to Compensate the Current Imbalance Generated by the 3D Geometry of a Railway Inverter. Energies, 2021, 14 (7), pp.1891. ⟨10.3390/en14071891⟩. ⟨hal-03564739⟩
43 Consultations
67 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More