Design of zero bias power detectors towards power consumption optimization in 5G devices - Archive ouverte HAL Accéder directement au contenu
Article Dans Une Revue Microelectronics Journal Année : 2021

Design of zero bias power detectors towards power consumption optimization in 5G devices

Résumé

This paper presents the design and characterization of zero bias power detectors, based on MOSFET transistors, integrated in SiGe 55-nm BiCMOS technology from ST-Microelectronics. The working frequency bands of the circuits are located in the range (38–55) GHz, dedicated to optimize the power consumption in 5G devices. Three NMOS categories available in the technology are used (GP, LP, HPA), the aim is to design several detectors based on different NMOS categories in order to compare their performances. In addition, a detector based on a stack of 6 LP transistors is designed in order to increase the dynamic range. Compared to recent works, the HPA detector exhibits a very good performance with very low noise equivalent power value (NEP) 3.8 pW/Hz and large dynamic range of 67 ​dB. The extracted voltage sensitivity values of these detectors are between (850–1400) V/W showing good agreements with the simulation results. © 2021 Elsevier Ltd
Fichier principal
Vignette du fichier
S002626922100046X.pdf (471.91 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03542166 , version 1 (24-04-2023)

Licence

Paternité - Pas d'utilisation commerciale

Identifiants

Citer

Issa Alaji, Walid Aouimeur, Haitham Ghanem, Etienne Okada, Sylvie Lepilliet, et al.. Design of zero bias power detectors towards power consumption optimization in 5G devices. Microelectronics Journal, 2021, 111, pp.105035. ⟨10.1016/j.mejo.2021.105035⟩. ⟨hal-03542166⟩
25 Consultations
73 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More