Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance
Matthias Függer, Attila Kinali, Christoph Lenzen, Ben Wiederhake

To cite this version:
Matthias Függer, Attila Kinali, Christoph Lenzen, Ben Wiederhake. Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2022, 41 (8), pp.2518-2531. 10.1109/TCAD.2021.3097599. hal-03536906

HAL Id: hal-03536906
https://hal.science/hal-03536906
Submitted on 20 Jan 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Fast All-Digital Clock Frequency Adaptation Circuit for Voltage Droop Tolerance†

Matthias Függer, Attila Kinali, Christoph Lenzen, and Ben Wiederhake,

Abstract—In classical synchronous designs, supply voltage droops can be handled by accounting for them in clock margins. However, this results in a significant performance hit even if droops are rare. By contrast, adaptive strategies detect such potentially hazardous events and either initiate a rollback to a previous state or proactively reduce clock speed in order to prevent timing violations. The performance of such solutions critically depends on a very fast response to droops. State-of-the-art solutions incur synchronization delays in the order of several clock cycles to avoid, with sufficient probability, that the clock signal is affected by metastability.

We present an all-digital circuit that can respond to droops within a fraction of a clock cycle. This is achieved by using potentially metastable measurement values to delay clock signals while they undergo synchronization, instead of after they are synchronized. The challenge is to ensure that this strategy does not lead to harmful glitches or metastable upsets within the circuit. To this end, we verify our solution by formally proving correctness. We complement our findings by simulations of a 65 nm ASIC design confirming the results of our analysis.

Index Terms—Continuous-time digital systems, timing circuits, clock generators, voltage droop, and low-power design.

I. INTRODUCTION

The synchronous design principle is based on the assumption that the signal propagation through the combinational logic is complete before the next active clock edge. Temperature and voltage variations lead to dynamically changing interconnect and transistor delays, and are classically alleviated by decreasing the clock frequency such that a single clock period always provides sufficient time, even in face of worst-case temperature and voltage conditions. These effects, together with worst-case assumptions on aging and process variation, lead to a large frequency guard band that results in under-utilization of the circuit under normal conditions.

A large fraction of the guard band is due to power supply variation. Sensitivity of gate propagation delay increases with lower $V_{DD}$: a 1% voltage droop results in up to 4% delay change in 90 nm technology with $V_{DD} = 0.9$ V [2]. The trend to decrease $V_{DD}$ suggests that the situation will gain in importance for future chip generations. In [3] it was shown that a major part of the guard band is required to account for power supply noise, with more than 6% loss in attainable clock frequency for a 130 nm processor. In [4], a 12% voltage droop at 100 MHz was injected into a 45 nm microprocessor, already requiring a 16% reduction of clock frequency to account for increased critical path delay.

Several techniques for reducing the clock frequency guard band by adapting to changing environmental conditions have been proposed. For slowly changing conditions, methods range from temperature-voltage and aging compensation [5] to process variation compensation [6]. However, these techniques typically involve significant sensing and response times that prevent their application to fast environmental changes with dynamics in the order of a single clock period. In fact, supply voltage noise, induced by switching activities with high $dI/dt$, was shown to have its main frequency components in the 100–300 MHz range with amplitudes around 10% [7], [8]. In contrast to the ultra-high frequency components in the order of 10–100 GHz, which are local to the switching circuit, the high-frequency components in the 100–1000 MHz range are due to die and package LC and are global across the chip [9]. Thus, a global clock adaptation strategy is an effective countermeasure against such global high-frequency voltage droops. We address these kind of droops in this work. We now briefly summarize existing techniques to tolerate such voltage droops.

Related Work

a) Handshaked designs: Both fully asynchronous and globally asynchronous locally synchronous (GALS) design styles are inherently more robust to voltage droops than their synchronous counterparts. For synchronous designs, desynchronization techniques [16] and elastic synchronous design styles [17], based on local handshaking, have been proposed.

For systems in which local handshaking poses a too large circuit overhead, globally adaptive methods have been investigated. We will briefly summarize such approaches in the following.

b) Ring-oscillators and pausable clocks: In [18], the authors observe and leverage a beneficial correlation of the critical path delay and the clock insertion delay in presence of droops: at the occurrence of a voltage change, both become smaller/larger at the same time, thus maintaining the clock skew. A similar beneficial effect holds if the clock period correlates with the critical path delay. Along these lines, [19] advocates the use of on-die ring oscillators with delay lines matched to the critical path, instead of externally generated clock signals.

A recent analysis of the above effects is given in [20], where the authors show that if both the propagation delay within the ring oscillator and the clock insertion delay are matched to the critical path delay, the clock skew can be maintained during droops. To achieve this, they propose to correlate clock insertion delay to critical path delay already during clock synthesis. Otherwise clock trees tend to be wire dominated and critical paths gate dominated, resulting in different responses to voltage changes. Clearly, this becomes more important when clock insertion delays are large.

While [12] does not use a matched ring oscillator, their approach is similar in spirit: a matched delay line is used to determine the clock (half) period within an oscillating circuit.
Unlike in ring oscillators, the oscillation is driven by pulses (instead of transitions), and one part is clocked by a multiplied clock. The probability of potential metastable upsets is decreased with Schmitt triggers, but metastability might still propagate through the Schmitt triggers and corrupt the clock signal [21].

In [15], the authors propose fine-grained GALS SoCs with small synchronous islands, each being clocked by a pausable clock [22] with delay lines matched to its critical path. The use of small synchronous islands keeps the clock insertion delay small and thus attenuates the need for a precisely matched clock network. The pausable clocks are halted when metastability from requests crossing the clock domain boundary needs to be resolved. This efficiently combines a communication scheme with a droop tolerating oscillator. However, average latency between a request signal issued and it being received within a neighboring synchronous island is about 1.5 clock cycles and clock cycles may be stretched due to metastable upsets in the pausable clock.

A general drawback of the above matched delay line solutions is the difficulty to design delay lines that are tightly coupled to several critical paths which may which for different PVT corners. In [23] an approach is presented to generate alligital delay lines with target characteristics. However, maximum delay mismatches are still around 5% in PVT corners, and the continuous space of all PVT scenarios is checked by testing in predefined corners. Further, all such approaches require the clocking circuit to be precisely adapted to the design; this becomes particularly problematic in face of near to tape-out changes or IP blocks whose internals are not disclosed.

Finally, with the exception of [15], having a communication latency of 1.5 (potentially stretched) clock cycles, independent ring oscillators require synchronizers with non-negligible latency for communication between synchronous islands. In contrast, our design allows for easy tracking of phases shifts between different clock islands; any applied phase shift is fixed after a synchronization delay of a few clock cycles, during which clock shifts accumulate to less than a clock cycle of phase difference.

c) Frequency adaptation of a stable clock: Another approach taken by several works is to locally or globally adapt a stable, external reference clock signal. Local clock adaptation is particularly promising in fine-grained GALS SoCs as proposed in [15] to keep insertion delays—and thus droop reaction times—small: in [15] the insertion delay is kept below 1.25 clock cycles.

Deriving these locally adaptive clocks from the same stable reference instead of generating several independent clock signals further allows for tracking their phase relations. Known phase relations can then be used to communicate with neighboring GALS islands with sub-clock-cycle latencies, by shifting request signals such that setup/hold times at the receiver end are respected.

In [5], the clock frequency adjustment is split into a fast and a slow adjustment. The fast adjustment is performed by switching between three PLLs, while the slow adjustment is performed by adjusting the individual PLL frequencies. As the PLL outputs are not synchronized, switching between them incurs the risk of metastability and short clock cycles.

In [10], an adaptive clocking system for a 90 nm processor running at nominal 2.2 GHz and $V_{DD} = 1.2$ V is proposed. It senses voltage droops and, via an arbiter, selects a new clock signal with an adjusted clock divisor. This technique is reported to tolerate some droops of up to 30 mV/ns slope with average 700 ps response time (about 1.5 clock cycles).

Observe that in general the response time (as reported in Table I) greatly limits the frequency of a typically sin-shaped droop that can be tolerated in the worst case: Assume a circuit is of the form that it has to sense a low $V_{DD}$ voltage and has response time of $k$ clock cycles with period $T$. Given the fact that the sin reaches its minimum after $1/4$-th of its period, and requiring the circuit to react roughly within this time, the worst case droops that can be tolerated must have a frequency of less than $1/(4 \cdot k \cdot T)$; rendering response time the major limiting factor of such designs.

In [11], an adaptive clocking system based on sensing droops and adjusting a fast digitally controlled oscillator (DCO) that triggers a slowly changing frequency correction is presented. Its response time is 8 to 10 clock cycles for a 45 nm processor with nominal frequency of about 3.8 GHz. The authors state that their solution can the reduce clock frequency by 7% per 5 ns.

In [4], a Dynamic Variation Monitor (DVM) based on mixed gate-interconnect delay line monitoring was proposed to track delay changes in critical paths. It was applied in [13] to tolerate steep voltage droops that require fast adaptations: the authors propose to route the clock signal over delay lines that have similar voltage-delay dependencies as the critical paths. This allows automatic and fast stretching of the clock signal on a negative droop slope. The potentially hazardous compression of the clock signal on the successive positive droop slope is prevented by masking the clock output until the droop is over and clock periods are nominal again. Masking is triggered by a 2 clock cycle delayed error signal, of which one cycle is used for synchronization. Note however, that the 2 clock cycles are not with nominal clock frequency, as they are also effected by the analog droop effect. While this approach is faster than the above approaches, it still results in a control latency with additive synchronization delay.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>this work</td>
<td>15</td>
<td>3.33</td>
<td>1.25</td>
<td>any $n \geq 1$ possible</td>
<td>yes</td>
</tr>
<tr>
<td>[10]</td>
<td>90</td>
<td>2.2</td>
<td>1.5</td>
<td>not spec., $&lt; 1$</td>
<td>yes</td>
</tr>
<tr>
<td>[11]</td>
<td>45</td>
<td>3.8</td>
<td>8–10</td>
<td>not spec.</td>
<td>yes</td>
</tr>
<tr>
<td>[12]</td>
<td>130</td>
<td>0.1</td>
<td>$&lt; 1$</td>
<td>variable</td>
<td>no</td>
</tr>
<tr>
<td>[13]</td>
<td>22</td>
<td>1</td>
<td>$&gt; 2$</td>
<td>variable</td>
<td>no</td>
</tr>
<tr>
<td>[14]</td>
<td>28</td>
<td>3–4</td>
<td>2–3</td>
<td>1–2</td>
<td>yes</td>
</tr>
<tr>
<td>[15]</td>
<td>16</td>
<td>1.5</td>
<td>$&lt; 1$</td>
<td>variable</td>
<td>no</td>
</tr>
</tbody>
</table>

Table I

Comparison of Adaptive Techniques for Voltage Droop Tolerance (Authors: FKLW)
which is likely to be more than 1 cycle for reliable designs: While droops will likely only occur every 1000 or more clock cycles, the three orders of magnitude won in metastable upset frequency provide only a small safety-margin that will likely not compensate for a second synchronization cycle that is standard in critical designs. Furthermore, the proposed solution completely stops the clock (by masking) until the droop and cycle compression are over. Their 22 nm design, running at 1 GHz, was tested with decaying sin-shaped droops with a frequency in the order of 100 MHz up to 333 MHz and an amplitude of 10 % of nominal 1 V. Note that their solution has an advantage over circuits that have to react while $V_{DD}$ is descending: since the circuit uses the fact that during descending $V_{DD}$ clock cycles are stretched by analog effects, their circuit must only prevent successive compression of clock cycles when $V_{DD}$ is rising again. Roughly, assuming a sin-shaped droop, an optimistic estimate gives that the circuit has half of the sin period to react instead of a fourth; i.e., the worst case droop that can be tolerated must have a frequency of less than $1/(T \cdot 2 \cdot 2) = 250$ MHz. In case of a second synchronization cycle, this would give a frequency of less than $1/(T \cdot 3 \cdot 2) \approx 166$ MHz.

Likewise, the design in [14] is tailored to tolerate fast, steep voltage droops. Their droop detector uses a delay line to detect droops within a clock cycle and shifts the phase by selecting a proper output from a tapped delay-locked loop (DLL). The binary detection signal is synchronized (1 to 2 cycles), resulting in an overall 2 to 3 clock cycle response time. The output clock runs at 3 to 4 GHz in 28 nm CMOS. Experiments showed that some droops of 11.5 % of nominal 1.3 V occurring within 1.5 ns, around 7.7 % voltage decrease per ns, were tolerated.

II. CONTRIBUTION

We propose a mechanism that significantly reduces the frequency guard band in absence of a voltage droop while ensuring correct operation even during frequent and steep droops.

The main idea is to remove the additive synchronization delay from the critical path in the control loop, by making use of metastability-containing circuit design [24]: we sense $V_{DD}$ by standard means, e.g., voltage comparators [9], and directly “compute” with the potentially metastable or unstable measurement, shifting the phase of the clock signal. After a certain number of clock cycles, chosen such that metastability has ceased with sufficiently high probability, we use the sensor values to adjust a DCO. Synchronization thus occurs in parallel to using the measurement values to shift the clock phase, hence does not incur any delay in reaction time. This method allows fast reaction to voltage droops by shifting the phase, and fine mid/long term adaptation by adjusting the DCO. Note that our approach does not require to completely mask (stop) the clock signal during the voltage droop; we merely decrease the frequency of the generated clock output by a known (configurable) factor.

In addition to a flip-flop based design, we present a latch based circuit that uses only one back-propagation rail instead of two. This reduces the necessary guard band further and makes it easier to find a drop-in replacement for the droop detection mechanism.

Figure 1. Assumption on droops: $V_{DD}$ has maximum slope $K$ and minimum slope $-K$. (Authors: FKLW)

Table I provides a comparison of our approach to previous work.

Structure of the Paper

In Section III, we introduce the formal model and problem statement and prove the correctness of a modular solution within the model. A direct circuit implementation of the proposed control algorithm is presented in Section IV, which we then simplify in Section V. In Section VI, we back our theoretical findings with VHDL and Spice simulations.

III. FORMAL MODEL AND SOLUTION

We start with the specification of a correct frequency adaption module (FAM). We then specify a circuit, called FAM-I and show that it is a correct (implementation of a) frequency adaption module. The circuit FAM-I consists of the submodules Droop Detector (DD), Delay Element (DE), and Phase Accumulator ($\phi$); Figure 2 shows how they are combined into the FAM-I.

All module specifications are stated as a list of input assumptions (I$x$) and output constraints (C$y$). A module is correct if it fulfills all (C$y$) if all (I$x$) hold.

A. Specification of a Frequency Adaptation Module

The overall frequency adaptation system is formalized by a module with two input ports and one output port.

One input signal is a clock signal with a fixed nominal frequency (which can be chosen much higher than the derived system clock), the other is the supply voltage. We model the clock signal by a sequence of times $(\tau_i^\uparrow)_{i \in \mathbb{N}}$, where $\tau_i^\uparrow$ corresponds to the time the $i$th rising input clock edge occurs; analogously, $\tau_i^\downarrow$ is the time of the $i$th falling input clock edge. The supply voltage is given by $V_{DD} : \mathbb{R}_{\geq 0} \rightarrow [V_{\min}, V_{\max}]$, where $V_{DD}(t)$ is the voltage at time $t$. We require that the input is well-behaved:

- Assumption of well-separated input. The input clock fulfills

  $\tau_i^\uparrow \geq 0, \forall i \in \mathbb{N} : \tau_i^\uparrow - \tau_{i+1}^\downarrow \in [T^-_s, T^+_s], \quad (I1)$

  and $\forall i \in \mathbb{N} : \tau_i^\downarrow - \tau_{i+1}^\uparrow \in [T^-_s/2, T^+_s/2].$

  where $T^-_s$ and $T^+_s$ are the minimum and maximum duration of the “short” clock pulses it provides. The above essentially means a 50 % duty cycle of the input clock, although this requirement can be relaxed.

- Assumption on droops. The supply voltage satisfies that

  $\forall t, t' \geq 0 : |V_{DD}(t) - V_{DD}(t')| \leq K |t - t'|, \quad (12)$

  i.e., $K$ bounds how steep a droop can be, cf. Figure 1.
The only output is the clock signal, which during a voltage droop must slow down appropriately. We model the output by the sequence of times \((\tau_i^{\uparrow})_{i \in \mathbb{N}}\), where \(\tau_i^{\uparrow}\) is the time the \(i\)th rising output clock edge occurs. \((\tau_i^{\downarrow})_{i \in \mathbb{N}}\) is defined analogously. We will also need \(T_i^{-}\) and \(T_i^{+}\), the desired minimum and maximum period of the slowed-down clock, which has “long” periods, to accommodate increased switching times during droops. Accordingly, we require that \(T_i^{-} < T_i^{+} < T_i^{−} < T_i^{+}\).

The frequency adaptation module is said to be correct if, given (I1) and (I2), it fulfills constraints (C1) and (C2):

- **Guarantee of well-separated output.** Output clock edges are well-separated, i.e.,
  \[
  \tau_0^{\uparrow} \geq \tau_0 \quad \text{and} \quad \forall i \in \mathbb{N} : \tau_{i+1}^{\uparrow} - \tau_{i}^{\uparrow} \geq T_i^{-}.
  \]  
  \[\text{(C1)}\]

We do not demand 50% duty cycle of the output clock, but will show bounds for our solution later on.

- **Guarantee of well-shifted output.** We require that the output clock always runs fast when the supply voltage has been sufficiently high during the previous cycle, and that it runs slow when the supply voltage was too low during the last clock cycle:
  \[
  (\forall t \in [\tau_{i+1}^{\uparrow}, \tau_i^{\uparrow}] : V_{DD}(t) \geq V_{\text{high}}) \Rightarrow \tau_i^{\uparrow} - \tau_{i+1}^{\uparrow} \in [T_i^{-}, T_i^{+}] \quad \text{and} \\
  (\exists t \in [\tau_{i+1}^{\uparrow}, \tau_i^{\uparrow}] : V_{DD}(t) \leq V_{\text{low}}) \Rightarrow \tau_i^{\uparrow} - \tau_{i+1}^{\uparrow} \geq T_i^{-}.
  \]  
  \[\text{(C2)}\]

The voltages \(V_{\text{low}}\) and \(V_{\text{high}}\) define what is considered a droop. No implementation can work for arbitrarily close \(V_{\text{low}}, V_{\text{high}}\). We will describe the minimum needed separation during the proof of correctness. In summary, \(V_{\text{min}} < V_{\text{low}} < V_{\text{high}} < V_{\text{max}}\).

While this specification does not explicitly require it, the proposed system also guarantees an amortized minimum frequency of \(1/T_i^{\uparrow}\), in absence of metastability in the constructed delay chain, in fact no clock period is longer than \(T_i^{+}\), and for a chain of length \(n\), the maximum clock period is \(T_i^{+} + n(T_i^{+} - T_i^{-})\). Note that these requirements and guarantees, especially (C2), could be phrased differently. We attempted to capture a broad set of interpretations. Given more information about the specifics of the desired requirements and guarantees, the analysis could be tailored towards them, yielding slightly better results.

B. **The Frequency Adaptation Module Implementation (FAM-I)**

The FAM-I module, see Figure 2, is inserted between the clock source and the (local) clock distribution network. This permits complementary use of the orthogonal approach of mitigating droops by exploiting delay correlation between clock network and computational logic. Before going into detail, we give a high-level overview of the underlying idea. For now, neglect that (low-active) enable signals are duplicated in all components. During normal operation, clock transitions are simply passed on from the \(\text{Clk}_{\text{in}}\) port to the \(\text{C}_{O}\) port by the phase accumulator. These transitions then bubble through the line of delay elements (DE), being delayed by a short inherent delay, until they reach \(\text{Clk}_{\text{out}}\). When a droop happens, the droop detector issues its enable signal, which is latched by the last DE on the occurrence of a falling clock transition at its clock output \(\text{C}_{O}\). If this enable is active, the subsequent rising clock transition at its \(\text{C}_{I}\) port is delayed more before reaching the clock output \(\text{C}_{O}\). This “decision” is then handed to the next, left, DE by issuing its own enable signal, etc., until the decision reaches the phase accumulator, which perpetuates the phase shift by applying it between its clock input \(\text{Clk}_{\text{in}}\) and \(\text{C}_{O}\) for all subsequent input clock transitions. Once the droop is over, enables are released; again, this decision bubbles through the DE chain.

Care has to be taken in coping with metastability: the “decision” of a DE about the next pulse may become metastable, meaning that the storage element holding the information whether the next delay should be long or short might suffer from metastability of its storage loop. We will show that one can design DEs that might apply arbitrary delays between short and long in case of metastability, but guarantee that the delayed clock signal does not suffer from glitches or (too) slow transitions. Duplication of enable elements is used to communicate potentially metastable enable signals consistently to the left; under no circumstances must a DE delay a clock signal, while its left neighbor does not, as this would result in a shortened clock cycle. In the following, we discuss this effect in detail and formally prove that our design works correctly despite metastability in DEs. To this end, we first formalize the individual components’ behavior.

C. **Components of the Frequency Adaptation Module Implementation (FAM-I)**

Central to our proposed solution are flip-flops with \(x\)-masking outputs, for \(x \in \{0, 1\}\): a flip-flop whose output is \(x\) if it is
internally metastable. Note that such a flip-flop only produces
full-swing, fast transitions at its output, but no glitches (unless an
output transition is interrupted by setting or resetting the flip-flop)
or long intermediate voltage levels: when metastability resolves
to $1 - x$, it produces a (possibly arbitrarily late) transition from
$x$ to $1 - x$; if metastability resolves to $x$, its output remains at $x$.
Such flip-flops can be realized by successive high/low-threshold
inverters; see e.g. [25], [26].

Next, we present an abstract implementation of a frequency
adaptation module, called FAM-I, that consists of (i) a droop
detector, (ii) a configurable delay chain comprising $n \geq 1$
conditional delay elements, and (iii) a digital phase accumulator.
The three modules of FAM-I are specified and interconnected as
follows (see Figure 2):

1. The Droop Detector $DD$ continuously provides two single-
bit digital measurement values of $V_{DD}$ at its outputs
$E_{DD}^O, E_{DD}^S$. Note that these may be unstable or transitioning
when being sampled, i.e., could induce metastability of
storage elements. The output is active-low, i.e., $E_{DD}^O = 0$
indicates presence of a voltage-droop and the request to slow
down the clock (i.e., have a long clock period), and $E_{DD}^S = M$
an unstable signal. In case of such an unstable signal, $E_{DD}^S$
must be 1-masking (which we call fast-masking), and $E_{DD}^O$
0-masking (which we call slow-masking). The output values
are used for setting the rightmost delay element.

2. Each conditional Delay Element $DE$ delays the clock signal,
from input $C_I$ to output $C_O$, based on a possibly metastable
input $E_{I}^F$, the delay enable signal: if $E_{I}^F = 1$ by a
short delay within $[T_{s-}, T_{s+}]$, and if $E_{I}^F = 0$ by a long
delay within $[T_{s-}, T_{s+}]$. Potential uncertainties in $E_{I}^F$
due to unstable or metastable input are transformed into delay
uncertainties. Several of these building blocks are combined
into a pipeline that is fed from right to left, as depicted in
Figure 2. Delay elements essentially shift their delay enable
to the left, i.e., from $E_{I}^S$ to $E_{O}^S$, triggered by their local
clock $C_O$. The chain is long enough such that a stored
measurement value traveling through it from right to left is
sufficiently unlikely to be unstable: the pipeline acts as a
synchronizer chain.

3. The purely digital Phase Accumulator $φ$ takes the oldest
delay enable signal, forwarded by the leftmost delay element,
at its input $E_I$, and accumulates the delay value into
its phase offset. This requires that the delay enable input
$E_I$ is metastability-free at the time it arrives at the phase
accumulator. The phase accumulator skips (i.e., masks) a
clock cycle whenever its accumulated phase offset reaches
a full period.

We continue with a detailed specification of the modules.
Note that delays in all our module specifications are in terms of
time ranges. This does not only allow to capture standard
jitter and imbalance within the circuit, but can also account
for the effect of a voltage droop on the frequency adaptation
module itself. For example, a delay element operating in long
delay mode propagates the clock signal with delay at least $T_{l-}$
in presence of full $V_{DD}$, but guarantees that the delay is at most
$T_{l+}$, even in presence of a voltage droop. This allows to capture
clock pulse shrinking and stretching effects caused by voltage
droops as observed in [13]. For succinctness and in the interest
of readability, however, we will use single variables instead of
intervals for a time range in the following, with the understanding
that the timing analysis has to respect the respective upper and
lower bounds. For example, we write $T_s$ instead of the interval
$[T_s^-, T_s^+]$, $d \leq T_s$ instead of $d \leq T_s^-$, $d \geq T_s$ instead of
$d \geq T_s^+$, and $d = T_s$ instead of $d \in [T_s^-, T_s^+]$.

We will also need the common timing parameters for what
boils down to the properties of the underlying storage elements:
$t_{set}, t_{hold}, t_{prop}, t_{ofs}$, which are the setup, hold, and propagation
times of the circuits, as well as the offset between the active clock
deine and the time the input is captured.

Module $φ$ (Phase Accumulator). We model the behavior of
module $φ$, as introduced in (3), in a straightforward way. The
component has an internal state (the accumulated phase shift),
and two inputs: the single-bit signal $E_I$ indicating whether to
increase the phase offset, and the clock signal $Clk_{in}$ generated
by the source clock, e.g., an external free-running quartz oscillator.
It outputs a clock signal $C_O$ derived from $Clk_{in}$, whose pulses
are phase-shifted appropriately. Specifically, this means that we
have to add phase shift values, handle overflow as clock gating,
and must be able to complete this within $T_s$ time even during a
voltage droop. As we will see in Section IV, this can be achieved
by a simple and fast circuit.

Formally, let the sequences $τ_{i-}, τ_{i+}, τ_{i-0}, τ_{i+0}$ be the times of
the rising and falling edges of the input and output clock signals,
respectively (the 0 indicates that $φ$ is the “0th” element
of the delay chain). We assume that (I1) holds for Module
$φ$’s clock input. By $b_{i,0}$ we denote the digital interpretation
of $E_I$ around time $τ_{i-0}$, i.e., for $b \in \{0, 1\}$, $b_{i,0} = 0$
if $∀t \in [-t_{set}, t_{hold}]: E_I(t) = 1 + t_{ofs} + t = b$
(where $E_I$ is scaled accordingly). We assume:

- Assumption of metastability-free input. There is always such
a value $b$, which we will argue to hold with high probability
later.

\[ b_{i,0} \in \{0, 1\} \] (I3)

We can now define the total shift count $B_i = \sum_{k=0}^{i-1} (1 - b_{k,0})$.
We say the Phase Accumulator is correct if, given (I1) and
(I3), conditions (C3) and (C4) hold:

- Guarantee of well-shifted output. Let $Q$ be the quotient
of the clock period increase, i.e., $T_s/T_s = 1+1/Q$, and assume
$Q$ is in $\mathbb{N}$. The output clock $C_O$ is shifted according to
the amount indicated by all previous rounds’ $b_{i,0}$:

\[ q_i = (B_i/Q) \cdot r_i = B_i - q_i \cdot Q \quad \text{and} \quad \tau_{i+0} = \tau_{i+q_i} + \delta_C + r_i \cdot T_s/Q, \] (C3)

where $δ_C$ accounts for internal gate and wire delays of the
module (like $T_s$, it is shorthand for an interval).
• Guarantee on high-time. The high-time of each pulse in the output clock signal $C_O$ is bounded by

$$\tau_{i,0}^{-1} - \tau_{i,0}^+ = T_s/2. \quad (C4)$$

**Module DE (Delay Element).** The delay element, as introduced in (2), has three inputs $E_i^F$, $E_i^S$, and $C_i$, and three corresponding outputs $E_i^F$, $E_i^S$, and $C_i$, connected like a REQ/ACK pipeline. Clock output $C_O$ is the clock input $C_i$, potentially delayed by an additional up to $T_s/Q$ time. Inputs $E_i^F$ provide the delay enable, representing the (active-low) decision whether we need to delay the clock or not. Outputs $E_i^O$ propagate this delay enable backwards in the chain, at the occurrence of the next local falling edge of $C_i$. We use $E_i^F$ for the internal decision whether to add delay, whereas $E_i^S$ is propagated to both outputs $E_i^O$. Distinguishing between the local and forwarded “copy” of the delay enable is relevant only if the input is unstable, a case we carefully handle using metastability masking techniques.

Formally, we require that the input signal at $C_i$ is a “clean” clock signal, i.e., it has sharp edges between periods of strong-high and strong-low signals (as we consider unstable inputs, we will have to show that this holds true in our proof of correctness); the module guarantees the same for its clock output $C_O$. Denote by $\tau_{i,j}^\uparrow$ and $\tau_{i,j}^\downarrow$ the sequences of times of the rising and falling output clock edge of the $j$th delay element, respectively. Therefore, $\tau_{i,j-1}^\downarrow$ is the occurrence of the respective rising/falling input clock edge. Observe that $\tau_{i,j-1}^\downarrow$ and $\tau_{i,j-1}^\uparrow$ fully describe the clock input $C_i$ to the $j$th element, where the first element receives $\tau_{i,0}^\downarrow$ and $\tau_{i,0}^\uparrow$ from $\varphi$. We require:

• Assumption of well-separated input.

$$\tau_{i,j-1}^\downarrow - \tau_{i,j-1}^\uparrow \geq T_s^-$$ and

$$\tau_{i,j}^\downarrow - \tau_{i,j}^\uparrow = T_s/2, \quad (I4)$$

i.e., the clock period is $T_s^-$ and the high time is $T_s/2$.

Then the same guarantees are ensured for the clock output:

• Guarantee of well-separated output.

$$\tau_{i,j}^\downarrow - \tau_{i,j-1}^\uparrow \geq T_s^-$$ and

$$\tau_{i,j}^\downarrow - \tau_{i,j}^\uparrow = T_s/2. \quad (C5)$$

It remains to specify how the module responds to the delay enable inputs. To this end, for $* \in \{S, F\}$ we define $b_{i,j}^*$ as the digital abstraction of the respective signal at the input port $E_i^*$ of the $j$th delay element, using the mapping

$$b_{i,j}^* = \begin{cases} 0 & \forall t \in [-t_{\text{set},}, t_{\text{hold}}] : E_i^*(t_{i,j}^\downarrow + t_{\text{ofs}} + t) = 0 \\ 1 & \forall t \in [-t_{\text{set},}, t_{\text{hold}}] : E_i^*(t_{i,j}^\downarrow + t_{\text{ofs}} + t) = 1 \\ M & \text{otherwise} \end{cases}$$

where we scaled $E_i^*$ such that 1 represents a strong-high, 0 a strong-low, and $M$ any voltage in between. Intuitively, $b_{i,j}^*$ is the resulting state of a flip-flop with input $E_i^*$ latched at time $t_{i,j}^\downarrow + t_{\text{ofs}}$, where $M$ represents metastability resulting from a setup/hold time violation or otherwise unclear signal.

Note that, as the outputs $E_i^O$ are fed to the module to the left, $b_{i,j-1}^S$ is given in terms of $E_i^O$ latched at time $\tau_{i,j-1}^\downarrow + t_{\text{ofs}}$. With this, we can require:

• Assumption of proper masking.

$$b_{i,j}^S b_{i,j}^F \in \{00, 0M, 01, 11\}. \quad (I6)$$

Also, if the element adds delay, we need the guarantee that the one to the left (providing $C_i$ as its clock output) does the same on the next clock pulse, as otherwise we would have to choose $T_s$ conservatively, defeating the purpose of our construction. Hence, we also demand:

• Assumption of delayed input.

$$b_{i,j-1}^S = 0 \Rightarrow \tau_{i,j-1}^\downarrow - \tau_{i,j-1}^\uparrow \geq T_s^-. \quad (I7)$$

We now use $b_{i,j-1}^F$ to decide whether or not to delay the $i$th clock pulse. $b_{i,j-1}^S$, on the other hand, is used to forward the delay enable. If $b_{i,j-1}^S = M$, we are satisfied with ensuring (C1)–(C3), where (C3) is achieved by guaranteeing that $b_{i,j-1}^S = M \Rightarrow b_{i,j-1}^S = b_{i,j-1}^F = 0$ by masking metastability. If $b_{i,j-1}^S = M$, we guarantee that $b_{i,j-1}^F = 1$ by masking metastability. Both properties together (captured by (C10)) ensure that if a delay enable input causes any delay for a pulse $i$, then it is guaranteed to delay all following pulses by $Q/T_s$ time, which lies at the heart of the correctness proof.

• Guarantee of delayed output and delay propagation.

$$b_{i,j}^F = 1 \Rightarrow \tau_{i+1,j}^\uparrow - \tau_{i+1,j}^\downarrow \geq T_s^- \quad (C7)$$

$$b_{i,j}^F = 0 \Rightarrow \tau_{i+1,j}^\uparrow - \tau_{i+1,j}^\downarrow \geq T_s^- \quad (C8)$$

$$b_{i,j}^S = b \in \{0, 1\} \Rightarrow b_{i,j}^S b_{i+1,j-1}^F = b_{i+1,j-1}^F = b \quad (C9)$$

$$b_{i+1,j-1}^F = 0 \Rightarrow b_{i,j}^S = \{00, 0M, 01, 11\}. \quad (C10)$$

Formally, the Delay Element is correct if (C5)–(C10) hold, given that (I4)–(I7) hold.

To put constraints (C1)–(C10) in context, assume a nominal clock frequency 3.333 GHz and $Q = 4$. This yields a nominal $T_s = 300$ ps and $T_i = 375$ ps. Assuming a required minimal guaranteed high and low time for the output clock of $T_s^-/2$ as 100 ps as well as 10% variability of the nominal frequencies, we set $T_s = [200\text{ ps}, 330\text{ ps}]$ and $T_i = [337\text{ ps}, 413\text{ ps}]$. All constraints are met for these parameters.

**Module DD (Droop Detector).** Finally, we define the Droop Detector, as introduced in (1). It provides a discrete, but potentially unstable or metastable value of whether a droop has occurred; see e.g. [9] for an implementation. To enable our masking strategy, however, we use a high and a low output threshold to generate two signals $E_i^O$, $* \in \{S, F\}$, which we feed as $E_i^*$ to the rightmost delay element. It is required that (C10) holds for this element; straightforward ways to ensure this is using two identical detectors with different thresholds and exploiting the assumption that $V_{DD}$ changes at most at rate $K$, or to use a detector with (at least) three-valued output.

Moreover, the detector’s output must indicate whether a voltage droop may be imminent. Accordingly, we require for a correct DD module that if (I2) holds then (C10) (for any $i + 1 \in N$ and $j - 1 = n$), (C11), and (C12) hold:

• Guarantee of droop detection.

$$V_{DD}(t) \leq V_{\text{low}} + T_i^- K \Rightarrow E_i^O(t) = 0 \quad (C11)$$

$$V_{DD}(t) \geq V_{\text{high}} \Rightarrow E_i^O(t) = 1. \quad (C12)$$
The specifics of the implementation of the detector are of no concern to us. However, note that it is crucial that the detector’s delay is small, as it adds to the response time of the circuit and thus affects the steepness $K$ of droops that can be tolerated. This suggests to favor simple implementations.

The requirements $\text{(C11)}$ and $\text{(C12)}$ yield that the required gap is $V_{\text{high}} - V_{\text{low}} \geq T_1^- K$.

D. Correctness of the FAM-I

To show that the FAM-I is a correct implementation of the FAM, we first prove that all input requirements of the FAM-I’s submodules are fulfilled. Lemma 1 does so for the delay elements in the FAM-I.

**Lemma 1.** Consider the FAM-I with correct implementations of its submodules and a chain of $n \geq 1$ delay elements. If $\text{(I1)}$ and $\text{(I3)}$ hold, the input requirements $\text{(I4)}, \text{(I5)}, \text{(I6)}$, and $\text{(I7)}$ hold for each delay element.

**Proof.** The proof is by induction on $n \geq 1$.

Induction base ($n = 1$): We first show $\text{(I7)}$. From $b_{i,0} = 0$, it follows that $B_{i+1} = B_i + 1$. First, assume that $q_i = q_{i-1}$. Then $r_i = r_{i-1} + 1$. Thus,

\[
\tau_{i,0}^+ = \tau_{i+q_i}^+ + \delta_\varphi + r_i \cdot T_s/Q \quad \text{by (C3)}
\]

\[
= \tau_{i+q_i-1}^+ + T_s + \delta_\varphi + r_{i-1} \cdot T_s/Q + (1 + 1/Q)T_s \quad \text{by (I1)}
\]

\[
= \tau_{i-1,0}^+ + T_1 \quad \text{by (C3)}.
\]

Property $\text{(I7)}$ follows in this case.

Otherwise, $q_i = q_{i-1} + 1$, $r_i = 0$, and $r_{i-1} = Q - 1$. Thus,

\[
\tau_{i,0}^- = \tau_{i+q_i}^- + \delta_\varphi + r_i \cdot T_s/Q \quad \text{by (C3)}
\]

\[
= \tau_{i+q_i-1}^- + T_s + \delta_\varphi + r_{i-1} \cdot T_s/Q + (1 + 1/Q)T_s \quad \text{by (I1)}
\]

\[
= \tau_{i-1,0}^- + T_1 \quad \text{by (C3)}.
\]

Property $\text{(I7)}$ follows also in this case.

By analogous arguments, we can show that

\[
b_{i,0} = 1 \Rightarrow \tau_{i+1,0}^- - \tau_{i,0}^+ = T_s.
\]

Property $\text{(I4)}$ follows from $\text{(I3)}, \text{(1)}, \text{(2)},$ and $\text{(3)}, \text{(I5)}$ follows from $\text{(C4)},$ and $\text{(I6)}$ follows from $\text{(C10)}$ for the DD module.

Induction step ($n - 1 \to n$): Assume the statement of the lemma holds for chains up to size $n - 1 \geq 1$. Assume for contradiction that the claim does not hold and consider the causally first violation; we show that such a violation is impossible. Prior to any violation, the $n$th element satisfies $\text{(C10)}$, implying by the induction hypothesis that the first $n - 1$ delay elements have their input requirements satisfied. Accordingly, $\text{(I4)}, \text{(I5)},$ and $\text{(I7)}$ cannot be violated first at element $n$ due to $\text{(C5)}, \text{(C6)},$ and $\text{(C8)},$ respectively, for element $n - 1$. As in the base case, $\text{(I6)}$ holds by $\text{(C10)}$ of the DD module, which operates correctly unconditionally. We arrive at the contradiction that no input requirement can be violated first, concluding the proof.

Applying Lemma 1 to the right-most Delay Element yields property $\text{(C1)}$ and bounds on the output clock high-time follow (by $\text{(C5)}$ and $\text{(C6)}$). An upper bound on the output clock period follows from the fact that a clock transition can be delayed at most an additional $T_s/Q$ per delay element. As $\varphi$ drops at most a $1/\{Q + 1\}$ fraction of the clock pulses and delay elements never add or remove pulses, the amortized frequency is at least $1/T_1$.

**Corollary 1.** Consider the FAM-I with correct implementations of its submodules, and a chain of $n \geq 1$ delay elements. If $\text{(I1)}$ and $\text{(I3)}$ hold, property $\text{(C1)}$ holds and the output clock high-time is within $[T_s^- / 2, T_s^+ / 2]$. The output clock period is at most $\left[1 + n/Q \right]T_s^+$ and amortized $\left[1 + 1/Q \right]T_s^+$.

We are now ready to show that the FAM-I reacts to voltage droops as required by $\text{(C2)}$. From Lemma 1 we already have that all delay elements’ input and output requirements are fulfilled; in particular the output guarantees of element $n$ hold. It remains to show that the DD module correctly senses a droop and passes this on to delay element $n$, which then reacts with a phase shift.

**Lemma 2.** Consider the FAM-I with correct implementations of its submodules, and a chain of $n \geq 1$ delay elements. If the delay constraints $t_{\text{ofs}} \geq t_{\text{set}}$ and $t_{\text{ofs}} + t_{\text{hold}} \leq T_s^+/2$, $\text{(I1)}, \text{(I2)},$ and $\text{(I3)}$ are fulfilled, then property $\text{(C2)}$ holds.

**Proof.** First note that by Lemma 1 the input and output requirements of delay element $n$ are fulfilled.

We begin by showing the first implication in $\text{(C2)}$. Assume that for all $t \in [\tau_{i-1,n}, \tau_{i,n}]$, we have $V_{DD}(t) \geq V_{\text{high}}$.

From $\text{(C12)}$, $E_D(t) = 1$ for all such $t$. Further,

\[
[\tau_{i-1,n} + t_{\text{ofs}} - t_{\text{set}}, \tau_{i-1,n} + t_{\text{ofs}} + t_{\text{hold}}] \subseteq [\tau_{i-1,n}, \tau_{i,n}]
\]

follows from

\[
\tau_{i-1,n} \leq \tau_{i-1,n} + t_{\text{ofs}} - t_{\text{set}} \quad \text{and},
\]

\[
\tau_{i-1,n} + t_{\text{ofs}} + t_{\text{hold}} \leq \tau_{i,n},
\]

where (4) follows from the delay constraints, and (5) from the delay constraints, and $\text{(C5)}$ and $\text{(C6)}$ for delay element $n$. We obtain $b_{i-1,n} = 1$. From $\text{(C5)}$ and $\text{(C7)}$ for delay element $n$, the first implication follows.

We next show the second implication in $\text{(C2)}$. Assume that there exists a $t \in [\tau_{i-1,n}, \tau_{i,n}]$ for which $V_{DD}(t) \leq V_{\text{low}}$. We distinguish between two cases: (i) $\tau_{i,n} - \tau_{i-1,n} \geq T_1^-$ and (ii) $\tau_{i,n} - \tau_{i-1,n} < T_1^-$. In case of (i), the implication in $\text{(C2)}$ holds. Otherwise, $\tau_{i,n} - \tau_{i-1,n} < T_1^-$, implying by $\text{(I2)}$ that $V_{DD}(t) \leq V_{\text{low}} + K(\tau_{i,n} - \tau_{i-1,n}) < V_{\text{low}} + T_1^- K$ for all $t \in [\tau_{i-1,n}, \tau_{i,n}]$. Thus, $\text{(C11)}$ yields that $E_D(t) = 0$ during this interval. Further, from the lemma’s delay constraints,

\[
[\tau_{i-1,n} + t_{\text{ofs}} - t_{\text{set}}, \tau_{i-1,n} + t_{\text{ofs}} + t_{\text{hold}}] \subseteq [\tau_{i-1,n}, \tau_{i,n}],
\]

thus $b_{i-1,n} = 0$. From $\text{(C8)}$, $\tau_{i,n} - \tau_{i-1,n} \geq T_1^-$; a contradiction to the assumption of case (ii).

Overall correctness follows from Corollary 1, Lemma 2, and $\text{(I3)}$, i.e., the chain being long enough to ensure that metastability is always resolved before reaching $\varphi$. 
Theorem 1. If the delay constraints \( t_{ofs} \geq t_{set} \) and \( t_{ofs} + t_{hold} \leq T_s/2 \). (I1), (I2), and (I3) hold, then the FAM-I with correct implementations of its submodules, and a chain of \( n \geq 1 \) delay elements, is correct.

Note that the chain length \( n \) does not influence correctness assuming that no metastability occurs, but is of course relevant to ensure (I3) indeed holds. The delay chain achieves this by acting as a synchronizer chain of length \( n \); cf. Section IV.

IV. CIRCUITS

We next present circuits for the Phase Accumulator \( \varphi \) and the Delay Element that fulfill the modules’ specifications.

Circuit for Phase Accumulator. The phase accumulator behaves like a phase accumulator in a numerically controlled oscillator (NCO).

A natural implementation is discussed in [1], employing a premultiplied clock. It is omitted here due to space constraints. Such a design, however, has the drawback that the phase accumulator with output frequency of, say, 2 GHz must internally run a counter at a much higher frequency of 8 GHz, thereby typically representing the frequency bottleneck of the overall FAM design. In addition, we remark that one might want to run the whole frequency adaption circuit at a higher frequency than the system, as this decreases the time required to respond to a droop; dividing the output clock yields a system clock that adapts even faster to droops, while only a very small part of the circuit runs at the higher frequency.

An interesting alternative implementation of a phase accumulator is provided in [14] (Figure 3). Their design is based on a tapped delay-loop (DLL) and a MUX that allows to select among the taps, thereby applying the required phase shift; see Figure 3, in which the PLL is formed by a phase detector (PD) controlling starved inverters. Such a design has the advantage of no need for a faster internal clock and thus allows higher output clock frequencies: for example, [14] reports 3 to 4 GHz in 28 nm technology. As opposed to the original design in [14], our phase accumulator implementation \( \varphi \)-DLL-I does not need to synchronize the delay enable signal to the input clock \( Clk \) of the DLL, saving two clock cycles in latency: Assumption (I3) guarantees a stable delay enable input at \( \varphi \)-DLL-I, which changes only with the falling clock edge of the first delay element. We will later argue in Section IV-A why (I3) holds with arbitrarily high probability. Formally, we obtain:

Lemma 3. The circuit \( \varphi \)-DLL-I in Figure 3 correctly implements Module \( \varphi \) for \( Q = 4 \).

Proof. The PLL, formed by the phase detector PD and the starved inverter chain, make sure that the tapped inverter outputs \( r \in \{0, 1, 2, 3\} \) correspond to clock \( Clk \) phase shifted by \( 2\pi r/Q \). The 2-bit counter increments modulo \( Q \), triggered with the falling output clock edge \( C_O \), given that the delay enable \( \bar{E}_I = 0 \). From input constraint (I3) we have that \( \bar{E}_I \) either is stable 0 or stable 1, but not in transition while being sampled. Each counter increment results in an additional phase shift of \( 2\pi r/Q \) for the next rising clock edge, thereby ensuring (C3). Finally, (C4) is guaranteed by the fact that phase shifts are only applied after falling output clock edges and before the occurrence of the next rising output clock edge, together with input constraint (I1).

Circuit for Delay Element. Consider the circuit DE-I in Figure 4 with the pulse shaping circuit PS as depicted in Figure 5. Concerning the flip-flops, output Q0 is required to be 0-masking (slow-masking), and output Q1 1-masking (fast-masking). We further require that the flip-flop parameters fulfill

\[
\begin{align*}
t_{prop} &< T_s/2 - \delta_{DE} - (T_i - T_s) - t_{ofs}, \\
t_{set} &< T_s/2 - t_{ofs}, \text{ and } t_{hold} < \delta_{DE} + t_{prop}.
\end{align*}
\]

Figure 6a visualizes the behavior of the DE-I for the case of a clear \( b_{1,j}^{E} = 0 \) stored in U5, caused by sampling \( \bar{E}_I^F = 0 \) with
the previous falling edge of PS (= C_O). As a result, the “slow” delay path of DE-I is enabled, propagating the \( i \)th rising clock edge of \( C_I \) (1 in Figure 6b) via the inverter chain INV 2, to U4 3, and finally to PS 4. The pulse shaper then reshapes the pulse to \( T_s/2 \) width 5, which triggers the flip-flop U5 to sample \( E^I_1 \). In the example execution we assume \( E^I_1 = 1 \), resulting in \( b^F_{i,j} = 1 \).

Figure 6b visualizes all potential signal traces of DE-I, including those where flip-flop U5 is internally metastable \( (b^M_{i,j} = M) \). The thick, brown/black signal trace shows an example where U5 is metastable: U5 resolves to \( 1 \) during execution causing U5 to make a late but clean transition from \( 0 \) to \( 1 \). Observe that this triggers a delayed propagation along the slow path \( A, B, C, \) and \( D \). Also note that a metastable U5 cannot delay propagation beyond the slow path \( A, B, \) and \( C \). The remainder of the execution is analogous to the case before.

**Lemma 4.** The circuit DE-I in Figure 4, with U5 and U6 initialized to \( 1 \), correctly implements a Delay Element for \( Q = 4 \).

**Proof.** We prove the claim by induction over the pulse number \( i \), where apart from the properties (C5) – (C10) we claim that U5 and U6 attain states \( b^F_{i,j} \) and \( b^M_{i,j} \) when being latched by the falling outgoing clock edge; for the induction anchor at \( i = 0 \), we may set \( b^F_{0,j} = b^M_{0,j} = 1 \) by the prerequisites of the lemma.

Now consider the \( i \)th incoming rising clock edge: 1 in Figure 6b. As U5 is a slow-masking flip-flop, in absence of a (falling outgoing) clock edge latching it, its output can only transition from \( 0 \) to \( 1 \). Hence, the rising clock edge incoming at \( C_I \) is forwarded to the pulse shaper input, with a delay between \( \delta \) and \( \delta + T_s/4 \) \( \delta \) denotes the delay from \( C_I \) through U3 and U4 to the input of the pulse shaper PS. Note that the high time of the signal may be increased by up to \( T_s/4 \), but it will drop to low again before the next pulse arrives due to (I4). The first stage of the pulse shaper then inverts the signal, transforming the high time into a low time of \( T_s/3 \). Afterwards, the signal is inverted again and the resulting high time extended to \( T_s/3 + T_s/6 = T_s/2 \) (D to S), guaranteeing (C6).

We continue to show (C5). The overall delay of the \( i \)th pulse is in the range \( \delta + T_s/4 \), where \( \delta = \delta_D + \delta_P \) and \( \delta_P \) is the delay between a rising input clock edge to the pulse shaper and the rising edge at its output. By the earliest time the falling output clock edge occurs \( \delta \), i.e., after \( \delta + T_s/2 \) time, we are guaranteed that U3 has low input from \( C_I \) again. Further, until the new latching output \( \delta \) propagated to U3’s input, i.e., at latest after time \( \delta + T_s/2 + T_s/4 + t_{\text{ps}} + t_{\text{prop}} < T_s \), U3’s clock input remains \( 0 \), by the delay constraint (6) and (I4). So latching U5 does not cause glitches at U3’s output.

To prove (C5), we have to show that the next, i.e., \( (i + 1) \)th, rising output clock edge does not occur too early. Observe that the above considerations show that the delay of the \( i \)th rising edge from the input clock to the output clock can be larger than \( \delta_D \) only if U5 was not in a stable state of \( 1 \), i.e., \( b^F_{i-1,j} \neq 1 \). We show that in this case \( b^M_{i,j} = 0 \) must hold, resulting by (I7),
in a delayed generation of the \((i + 1)\)th rising output clock edge of stage \(j - 1\), and thus a delayed \((i + 1)\)th rising input clock edge at stage \(j\), proving (C5).

By (6), \(b_{i,j}^F \neq 1\) entails that \(b_{i,j}^S = 0\). Further, \(b_{i,j}^F = 0\) is guaranteed if during \(\tau_{i,j} + t_{\text{dfs}} + [-t_{\text{set}}, t_{\text{hold}}]\) register U5 of element \(j - 1\) sees a stable 0. This is guaranteed because the stable \(b_{i,j}^S\) is 0 driven by U6 of element j since time \(\tau_{i,j} + t_{\text{dfs}} + t_{\text{prop}} + \bar{F}_{i,j} - T_s + t_{\text{ofs}} + t_{\text{dfs}} + t_{\text{prop}} - T_s - (\delta_{DE} + T_s/4) \leq \tau_{i,j} + t_{\text{dfs}} - t_{\text{set}}, by delay constraint (6). It follows that \(b_{i,j}^F = b_{i,j}^S = 0\), which by (I7) guarantees that \(\tau_{i+1,j-1} = \tau_{i,j}-1 + T_s + T_s/4\). We conclude that, regardless of the state of U5, \(\tau_{i,j} - \tau_{i-1,j} \geq T_s\), proving (C5) for the \(i\)th pulse.

(C7) and (C8) are immediate consequences of the above considerations for the case of U5 being in a stable state.

Concerning (C9), it follows from the already established (C5), (C6), and the delay constraints that \(b_{i,j}^S = b \in \{0, 1\}\) entails that the output of U6 is stable during \(\tau_{i+1,j-1} + t_{\text{dfs}} - t_{\text{set}}, \tau_{i+1,j-1} + t_{\text{ofs}} + t_{\text{hold}}\). Apart from showing (C9), these timing constraints also imply that U6 is not latched during this time. If U6 is internally metastable, this means that it can stabilize only in one direction (note that we require an implementation that prevents oscillatory metastability). Finally, recalling that \(E_i^F\) and \(E_i^S\) are fast- and slow-masking, respectively, we see that \(b_{i+1,j-1}^F = 1\) or \(b_{i+1,j-1}^S = 0\), proving (C10) for the \(i\)th pulse.

A. Metastability

Combining Theorem 1 with Lemmas 3 and 4, we obtain correctness of the FAM implementation. Note, however, that correctness relies on requirement (I3). Given our circuit implementation, (I3) corresponds to the fact that the delay enable propagated through the \(n\) delay elements from the DD module to the \(\varphi\) module is not metastable when it arrives. From the fact that stable register values are propagated correctly, i.e., again result in stable register states of the element to the left, we deduce that metastability can only propagate through the chain when the register U6 of delay element j resolves exactly when register U6 of element \(j - 1\) latches its input; i.e., the chain acts as a synchronizer chain of length \(n\). The overall probability of a failure can thus be bounded analogously to failure of an \(n\)-stage synchronizer; see e.g., [25], [26]. Specifically, as the chain of registers contains no logic gates, we can assume that \(T_w = t_{\text{set}} + t_{\text{hold}}\) and the available metastability resolution time \(T_{\text{res}} = nT_s - (n - 1)T_w\).

As an example, assume worst-case conditions for the droop detector \((f_d = f_c)\). Using the values for common ASIC synchronizers (\(T = 31.6\) ps, \(T_w = 8\) ps) and a chain running at a high clock speed \((n = 5, f_c = 4\) GHz), this achieves a good MTBF:

\[
T_{\text{res}} = 5 \cdot 0.25\text{ ns} \cdot 4 \cdot 8\text{ ps} = 1.2\text{ ns}
\]

\[
\text{MTBF} \geq \frac{e^{T_{\text{res}}/\tau}}{f_d f_c T_w} = \frac{e^{1.2\text{ ns}/31.6\text{ ps}}}{4\text{ GHz} \cdot 4\text{ GHz} \cdot 8\text{ ps}} \approx 7.6\text{ a}
\]

Note that this estimate is overly pessimistic in that the frequency of detector outputs that might induce metastability is going to be in the order of the frequency of droops, rather than the clock frequency \(f_c\). This frequency is expected to be several orders of magnitude smaller, i.e., even without sophisticated synchronizer design fewer stages are likely to be sufficient.

We remark that, apart from the delay constraints, this is the only technology-dependent aspect of our approach. Hence, it is very easy to transfer our design to different technologies. In particular, the length of the delay chain is simply the length of a synchronizer chain of sufficient MTBF for the respective technology and application.

V. THE SIMPLIFIED FREQUENCY ADAPTATION MODULE IMPLEMENTATION (SFAM-I)

The previous construction used two backward rails, which essentially propagate the same signal, but with different masking applied. It imposes the requirement that the droop detector provides two output signals, only one of which may induce metastability of the corresponding storage element when it is latched. While the constraint on the output of the detector may be straightforward to satisfy, it has negative impact on performance: To guarantee that not both capturing storage elements become metastable, the respective voltage thresholds for when the detector’s outputs transition between 0 and 1 need to be sufficiently separated; however, via constraints (C11) and (C12), this entails that \(K\) (i.e., the maximum droop-steepness; compare Figure 1) or the gap between \(V_{\text{high}}\) and \(V_{\text{low}}\) (and thus the minimum voltage under which a clock period of \(T_s\) is sufficient) becomes smaller.

Filling two needs with one deed, we can simplify the interface to the droop detector and resolve this performance issue at the same time. The general idea is to separate the flip-flops U5 and U6 of the delay element into their constituent latches, “merge” the master latches into one, and ensure the separation by exploiting that, when intransparent, the (single) master latch can only stabilize either to 0 or to 1 (as opposed to the two master latches of the flip-flops U5 and U6 from Figure 4); see Figure 7 for the resulting modified implementation. More concretely, assume that the joint master latch U7 becomes metastable when it becomes intransparent, i.e., when the respective clock transition arrives at the delay element’s output. This means that, after a short delay
caused by the internal latency of the feedback-loop of the latch, its output voltage is (very) close to a fixed value corresponding to the unstable equilibrium state the latch is in. Any deviation from this equilibrium is amplified, resulting in stabilization to either high or low output voltage. Using standard masking techniques (e.g. high/low-threshold inverters driven by the latch output, cf. [26]), we can derive slow- and fast-masking outputs, taking the role of the two input signals provided to delay elements in our earlier solution. When the master latch stabilizes, only one of these outputs undergoes a transition, implying that only one of the slave latches can become metastable; more precisely, we end up with the same set of possible states of the two slave latches as in the previous construction: 00, 0M, 01, 1M, 11. Hence, this approach guarantees (C10) by construction, regardless of the (single) input signal provided to the modified module. We emphasize that, also here, it is critical to avoid latch implementations that can be driven into oscillatory metastability.

Figure 8 shows the resulting simplified implementation sFAM-I. Note that the specification of the FAM remains identical. Correctness is shown analogously as well, where the property (C10) by construction, regardless of the (single) input signal provided to the modified module. We emphasize that, also here, it is critical to avoid latch implementations that can be driven into oscillatory metastability.

A. Modified Specifications

In the following, all flip-flop parameters refer to the flip-flops given by the master/slave pairs U7/U5 and U7/U6, respectively, which we assume to be equal due to symmetry.

Module \( \varphi \) (Phase Accumulator). The specification of the phase accumulator remains unchanged.

Simplified Delay Element (sDE). The delay element has clock input \( C_i \) and clock output \( C_O \). It receives a delay enable input \( \bar{E}_i \) and provides a delay enable output \( \bar{E}_O \).

In order to specify the delay element similarly to before, it is most convenient to specify \( b_{i,j}^S \), similar to \( b_{i,j}^F \). However, these values are now derived from the same input signal \( \bar{E}_j \), with metastability masking taking place entirely within the element. Accordingly, with the same definitions of \( \tau_{i,j}^1 \) and \( \tau_{i,j}^4 \) as before, we integrate (C10) into the definition:

\[
\begin{align*}
b_{i,j}^F b_{i,j}^S &= \begin{cases} 
0 & \forall t \in [-t_{\text{set}}, t_{\text{hold}}] : \bar{E}_i(\tau_{i,j}^1 + t_{\text{afs}} + t) = 0 \\
11 & \forall t \in [-t_{\text{set}}, t_{\text{hold}}] : \bar{E}_i(\tau_{i,j}^4 + t_{\text{afs}} + t) = 1 \\
00, 0M, 01, 1M, or 11 & \text{(arbitrarily) otherwise}.
\end{cases}
\end{align*}
\]

A correct (modified) delay element then guarantees (C5)-(C9), granted that (I4), (I5), and (I7) hold.

Simplified Droop Detector (sDD). The specification of the droop detector is changed so that there is only a single output \( \bar{E}_O \) that needs to satisfy (C11') and (C12'):

\[
\begin{align*}
V_{\text{DD}}(t) &\leq V_{\text{low}} + T_{\text{K}}^{-} \Rightarrow \bar{E}_O(t) = 0 \quad \text{(C11')} \\
V_{\text{DD}}(t) &\geq V_{\text{high}} \Rightarrow \bar{E}_O(t) = 1 \quad \text{(C12')}.
\end{align*}
\]

B. Proof of Correctness

Correctness of the sFAM-I given in Figure 8 follows analogously to our reasoning for the previous variant. As we pushed (C10) into the modified definition of the \( b_{i,j}^S \), no modification to the proofs is necessary.

Corollary 2. If \( t_{\text{afs}} \geq t_{\text{set}}, t_{\text{afs}} + t_{\text{hold}} \leq T_s/2 \), (I1), (I2), and (I3) hold, then the sFAM-I in Figure 8 with correct implementations of its submodules \( \varphi, \text{sDE, and sDD} \) (as specified in this section) and a chain of \( n \geq 1 \) delay elements is correct.

Concerning the implementation of the modified delay elements given in Figure 7, we need to argue that indeed the masking properties are satisfied. Again, we require that the flip-flop parameters fulfill

\[
\begin{align*}
t_{\text{prop}} &< T_s/2 - \delta_{\text{DE}} - (T_i - T_s) - t_{\text{afs}} , \\
t_{\text{set}} &< T_s/2 - t_{\text{afs}} , \quad \text{and} \quad t_{\text{hold}} < \delta_{\text{DE}} + t_{\text{prop}}.
\end{align*}
\]

Corollary 3. The circuit sDE-I in Figure 7, with U5 to U7 initialized to 1, correctly implements a Simplified Delay Element (sDE) for \( Q = 4 \).

Proof. Analogous to Lemma 4, with the exception that instead of showing (C10), we need to argue that the behavior of the delay elements is consistent with the above modified definition of \( b_{i,j}^F \) and \( b_{i,j}^S \). The latter follows from the discussion of the modified implementation at the beginning of the section: intuitively, (C10) now applies to the two outputs of the latch U7. \( \Box \)
3. Theoretical guarantees on tolerable droops

To obtain a worst-case guarantee on the droops that can be tolerated, first observe that in our formalism droops are only restricted by the maximum absolute slope $K$ in (I2); see Figure 1. The slope $K$ itself is constrained by (C11') and (C12') of the droop detector. Assuming that noise up to 5% of nominal $V_{DD}$ is not considered a droop, we set $V_{high} = 1.1 \text{V} \cdot 0.95$. If we require the circuit to guarantee a slowdown of the clock frequency in case $V_{DD}$ drops another $p$ fraction of nominal $V_{DD}$, i.e., under $1.1 \text{V} \cdot (0.95 - p)$, then we have to set $V_{low} = 1.1 \text{V} \cdot (0.95 - p)$. Thus, from (C11') and (C12'), and plugging in $Q = 4$ and $T_1^- = (1 + 1/Q) \cdot 0.3 \text{ns}$ corresponding to a design with a nominal clock frequency of $T_s^- = 3.33 \text{GHz}$, we get

$$V_{low} + T_1^- K \leq V_{high}$$

$$1.1 \text{V} \cdot (0.95 - p) + (1 + 1/4) \cdot 0.3 \text{ns} \cdot K < 1.1 \text{V} \cdot 0.95$$

$$K < p \cdot 2.93 \text{V/ns}$$

For example, guaranteeing a response by the time voltage falls by another $p = 5\%$ below $V_{high}$ means that it is safe for the supply voltage to drop by about 13% per ns.

This relation shows that the tolerable $K$ is inversely proportional to the reaction time $T_1^-$, which is 1.25 times the nominal clock period $T_s^-$, emphasizing the value of removing synchronization time from the reaction time.

We stress that this bound is a provable worst-case guarantee for droop shapes that have no other restriction than their maximum slope. In practice, one might expect specific droop shapes, e.g., sinus shaped ones, for which the analysis could be refined. Moreover, recall that (C2) imposes the strong requirement to run slow if the supply voltage is below $V_{low}$ at any time during the current clock cycle. In contrast, the clocked logic will still complete computation within $T_s$ if the voltage is sufficiently high on average throughout the clock cycle. More careful modeling could capture such effects, further changing the constants in the above bound in our favor. On the other hand, we have not accounted for the delay incurred by distributing the clock signal to the computational logic.

However, we stress that the main takeaway from the above worst-case analysis is that the reaction time is the crucial factor governing how steep the tolerated droops can be. To assess the performance to be expected in practice, we study tolerance to sinus shaped droops in the following section.

VI. SIMULATION

We implemented the digital circuit at gate-level. VHDL simulations with annotated timing parameters were used to validate the abstract, timed behavior of the central components, the delay element and the phase accumulator, as well as a complete design. A Spice netlist of the circuit was then generated, including parasitics. The netlist was then slightly tuned by tweaking the delays in the $\varphi$ module, the delay element and the pulse shaper, by adding/removing inverters, to approximately match the target frequency of the circuit. We stress that, thanks to the quite relaxed constraints from Section III, the circuit is robust to variations in the delays as well as rise and fall times. Hence, no perfect matching of delays is required, and the circuit operates correctly under large variations, so long as the constraints are still satisfied.

This is further evidenced by a stochastic variation analysis on the Spice model, confirming that variations have only minor effects. The Spice simulations demonstrate that the required design constraints can be met for clock frequencies between nominal clock frequencies of 1GHz and 3.33 GHz in 65 nm.

For synthesis, all flip-flops and gates were used from the UMC 65 nm standard cell library. Delay elements were modeled using chains of minimal sized inverters. Replacing the phase accumulator based on a NCO from [1] by the implementation based on a tapped DLL, $\varphi$-DLL-I from [14], the clock speed can be increased significantly, as the phase accumulator does not need to run at four times the clock frequency of the remaining circuit. Using this approach, the phase accumulator can operate at frequencies well above 4 GHz. The element limiting the clock frequency in our design thus becomes the pulse shaping module in the delay elements DE-I or sDE-I, respectively. Capacitive loading of the clock output has not been considered beyond adding an appropriately sized buffer at the output, as the circuit is intended to act as the root of a local clock distribution tree. We used a CKINVMI6N buffer as a stand-in for the clock tree.

Performance evaluation

As a model for droops, we followed the works of [13] and [15], using decaying, sin-shaped voltages. In [15] these have been identified as worst-case droop shapes, resulting from sudden increase or decrease of load current, e.g., by switching on several cores in a multi-core architecture.

Pushing the circuit close to its limit, we achieved a nominal clock frequency of 3.33 GHz, limited by the stability of the pulse shaping module and a droop frequency of 200 MHz. While
a 200 MHz droop frequency might seem low compared to the clock frequency of 3.33 GHz, we stress that the former is not (directly) dependent on the latter, but rather a function of the complex impedance of the power grid. Specifically, the power grid will oscillate at frequencies where the Q factor of the equivalent RLC-circuit becomes large. 200 MHz has been chosen as a representative value of measurements of similar circuits as reported in the literature (e.g., [7], [8], [15]). Simulations for different droop frequencies have been performed and the circuit performance is the same, granted that assumption (I2) holds.

Figure 9 shows the result of a Spice simulation with a simulated voltage droop on $V_{DD}$ of frequency 200 MHz and an initial droop amplitude of 0.3 V or about 27%, decaying over time. The maximum slope of the droop thus is $0.3 \cdot 2\pi \cdot 200 \text{ MHz} \approx 0.377 \text{ V/µs},$ or about 34.3% of nominal 1.1 V per ns. Observe that the droop detector’s low active output, the delay enable signal $\bar{E}_D,$ quickly results in a lower frequency of the output clock $\bar{C}_{lkout};$ compare with Figure 8 for an overview on signal names.

Figure 10 shows the same simulation, demonstrating how the clock signal propagates to the right in Figure 8 and the delay enable signals propagate to the left. Observe that the clock slows down immediately at the last delay element by applying a phase shift. The phase shift is then propagated back towards the clock source, resulting in a consistent frequency change throughout the entire period during which the supply voltage is too low.

Figure 11 shows the results of the variation analysis, for the two most critical elements in this regard, the pulse shaper and the delay element. We varied tox (electrical gate oxide thickness), toxp (physical gate oxide thickness), and vth0, for nfets and pfets, independently according to a normal distribution; as such the variation model is conservative as it does not assume typical correlations between the parameters. Mean values were set to the parameters from the typical corner and $\sigma$ such that that ss-ff corners are $3\sigma.$ As can be seen, the variations are relatively small and well within the constraints given in Section III. While we also show the delay for the pulse shaper, the critical value is the generated pulse width. It has to be long enough for the flip-flops to work correctly, yet short enough that its falling edge does not interfere with the next rising edge. Similarly, for the delay element, the short delay is not as important as the difference between the delays. In our simulation, assuming deviations even up to $4\sigma,$ this difference is in $[49.85 \text{ ps}, 107.255 \text{ ps}].$ This is clearly within $T_i - T_s = [7 \text{ ps}, 213 \text{ ps}].$

We have also simulated the circuit with droops with different frequencies and amplitudes, up to 500 MHz and 10% amplitude and did not see any adverse effects or glitching, as was expected from the proofs as shown in Section V.

VII. CONCLUSION

High-frequency voltage droops consume a significant fraction of the clock guard band. We proposed a circuit that allows to react to steep and high-amplitude droops, without the need to halt the clock. The circuit is based on detecting droops and propagating this information along a delay line, back to a DCO that accounts for the respective phase offset. The clock signal travels in the opposite direction through the delay line. Care had to be taken in handling metastability: we make use of masking flip-flops, ensuring that no glitches are introduced in the clock signal.

We verified our design by correctness proofs and synthesized it in UMC 65 nm, running VHDL and Spice simulations ranging from 1 GHz to 3.3 GHz input clock frequency, whose results are in accordance with our theoretical predictions. In future work, we intend to devise optimized designs capable of running at higher frequencies, resulting in even faster response to onsetting droops.

Acknowledgments. We thank the anonymous reviewers of ASYNC’18 and IEEE TCAD for their valuable comments. This project has received funding from the European Research Council (ERC) under the European Union’s Horizon 2020 research and innovation programme (grant agreement 716562), from the SIC project (grant P26436-N30) of the Austrian Science Fund, and the Digicosme working group HicDiesMeus.

REFERENCES


Figure 10. Results of the Spice simulation of the circuit using ϕ-DLL-I. The graphs show the supply voltage $V_{DD}$, the droop detector output $\bar{E}_O$ and pairs of delay enable and clock signals at the boundary between two delay elements: $C_I[1]$ and $\bar{E}_O[1]$ are the clock and the delay enable signals, respectively, between the phase accumulator and the first delay element, $C_I[2]$ and $\bar{E}_O[2]$ between the first delay element and the second, and so forth until $C_I[5]$ and $\bar{E}_O[5]$ being between the second last and the last delay element. $\text{Clk}_{out}$ is the final clock output of the last delay element. The graphs show the quick reaction time of the system to droops, well within a single clock cycle from the assertion of the delay enable, both at the start of the droop and its end. The delay enable and a “zone” of slow clock cycles trickle backward in the chain until they get absorbed by the phase accumulator. (Authors: FKLW)
Figure 11. Results of the variation analysis. For the pulse shaper, we show the delay through the sub-circuit and the generated pulse width. For the delay element we show the short delay ("no" delay) and the long delay. Observe that the minimal pulse width of $T_s/2 = 100$ ps from Section III is easily met. (Authors: FKLW)