<?xml version="1.0" encoding="utf-8"?>
<TEI xmlns="http://www.tei-c.org/ns/1.0" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:hal="http://hal.archives-ouvertes.fr/" xmlns:gml="http://www.opengis.net/gml/3.3/" xmlns:gmlce="http://www.opengis.net/gml/3.3/ce" version="1.1" xsi:schemaLocation="http://www.tei-c.org/ns/1.0 http://api.archives-ouvertes.fr/documents/aofr-sword.xsd">
  <teiHeader>
    <fileDesc>
      <titleStmt>
        <title>HAL TEI export of hal-03504830</title>
      </titleStmt>
      <publicationStmt>
        <distributor>CCSD</distributor>
        <availability status="restricted">
          <licence target="https://creativecommons.org/publicdomain/zero/1.0/">CC0 1.0 - Universal</licence>
        </availability>
        <date when="2026-05-17T15:59:09+02:00"/>
      </publicationStmt>
      <sourceDesc>
        <p part="N">HAL API Platform</p>
      </sourceDesc>
    </fileDesc>
  </teiHeader>
  <text>
    <body>
      <listBibl>
        <biblFull>
          <titleStmt>
            <title xml:lang="en">Design of a Novel Hybrid CMOS Non-Volatile SRAM Memory in 130nm RRAM Technology</title>
            <author role="aut">
              <persName>
                <forename type="first">Hussein</forename>
                <surname>Bazzi</surname>
              </persName>
              <idno type="idhal" notation="numeric">819027</idno>
              <idno type="halauthorid" notation="string">2386997-819027</idno>
              <idno type="ORCID">https://orcid.org/0000-0003-3901-1746</idno>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Hassen</forename>
                <surname>Aziza</surname>
              </persName>
              <email type="md5">ba5c10d9ebaa4bfa67d1aea8b3b1373f</email>
              <email type="domain">univ-amu.fr</email>
              <idno type="idhal" notation="string">azizah</idno>
              <idno type="idhal" notation="numeric">177966</idno>
              <idno type="halauthorid" notation="string">41788-177966</idno>
              <idno type="ORCID">https://orcid.org/0000-0002-8278-7462</idno>
              <idno type="IDREF">https://www.idref.fr/085275581</idno>
              <affiliation ref="#struct-199957"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Mathieu</forename>
                <surname>Moreau</surname>
              </persName>
              <email type="md5">60e20a92e79b59c1442dab45b3765062</email>
              <email type="domain">unilim.fr</email>
              <idno type="idhal" notation="string">mathieu-moreau</idno>
              <idno type="idhal" notation="numeric">18508</idno>
              <idno type="halauthorid" notation="string">39553-18508</idno>
              <idno type="RESEARCHERID">http://www.researcherid.com/rid/A-3044-2013</idno>
              <idno type="ORCID">https://orcid.org/0000-0002-2332-4273</idno>
              <idno type="IDREF">https://www.idref.fr/152085866</idno>
              <idno type="GOOGLE SCHOLAR">https://scholar.google.fr/citations?user=no9kGIAAAAAJ</idno>
              <idno type="RESEARCHERID">http://www.researcherid.com/rid/http://www.researcherid.com/rid/A-3044-2013</idno>
              <idno type="VIAF">https://viaf.org/viaf/199006091</idno>
              <affiliation ref="#struct-199957"/>
            </author>
            <author role="aut">
              <persName>
                <forename type="first">Adnan</forename>
                <surname>Harb</surname>
              </persName>
              <idno type="halauthorid">1319049-0</idno>
              <affiliation ref="#struct-134463"/>
            </author>
            <editor role="depositor">
              <persName>
                <forename>HASSAN</forename>
                <surname>AZIZA</surname>
              </persName>
              <email type="md5">ba5c10d9ebaa4bfa67d1aea8b3b1373f</email>
              <email type="domain">univ-amu.fr</email>
            </editor>
          </titleStmt>
          <editionStmt>
            <edition n="v1" type="current">
              <date type="whenSubmitted">2021-12-29 21:15:42</date>
              <date type="whenModified">2024-10-08 13:57:35</date>
              <date type="whenReleased">2022-01-10 08:38:17</date>
              <date type="whenProduced">2020-04-01</date>
              <date type="whenEndEmbargoed">2021-12-29</date>
              <ref type="file" target="https://hal.science/hal-03504830v1/document">
                <date notBefore="2021-12-29"/>
              </ref>
              <ref type="file" subtype="author" n="1" target="https://hal.science/hal-03504830v1/file/dtis20.pdf" id="file-3504830-3080778">
                <date notBefore="2021-12-29"/>
              </ref>
            </edition>
            <respStmt>
              <resp>contributor</resp>
              <name key="613445">
                <persName>
                  <forename>HASSAN</forename>
                  <surname>AZIZA</surname>
                </persName>
                <email type="md5">ba5c10d9ebaa4bfa67d1aea8b3b1373f</email>
                <email type="domain">univ-amu.fr</email>
              </name>
            </respStmt>
          </editionStmt>
          <publicationStmt>
            <distributor>CCSD</distributor>
            <idno type="halId">hal-03504830</idno>
            <idno type="halUri">https://hal.science/hal-03504830</idno>
            <idno type="halBibtex">bazzi:hal-03504830</idno>
            <idno type="halRefHtml">&lt;i&gt;Design, Technology, and Test of Integrated Circuits and Systems&lt;/i&gt;, Apr 2020, virtual, Morocco. &lt;a target="_blank" href="https://dx.doi.org/10.1109/DTIS48698.2020.9081153"&gt;&amp;#x27E8;10.1109/DTIS48698.2020.9081153&amp;#x27E9;&lt;/a&gt;</idno>
            <idno type="halRef">Design, Technology, and Test of Integrated Circuits and Systems, Apr 2020, virtual, Morocco. &amp;#x27E8;10.1109/DTIS48698.2020.9081153&amp;#x27E9;</idno>
            <availability status="restricted">
              <licence target="https://about.hal.science/hal-authorisation-v1/">HAL Authorization<ref corresp="#file-3504830-3080778"/></licence>
            </availability>
          </publicationStmt>
          <seriesStmt>
            <idno type="stamp" n="UNIV-TLN">Université de Toulon</idno>
            <idno type="stamp" n="CNRS">CNRS - Centre national de la recherche scientifique</idno>
            <idno type="stamp" n="UNIV-AMU">Aix Marseille Université</idno>
            <idno type="stamp" n="IM2NP" corresp="UNIV-TLN">IM2NP- UMR 7334</idno>
          </seriesStmt>
          <notesStmt>
            <note type="audience" n="2">International</note>
            <note type="invited" n="0">No</note>
            <note type="popular" n="0">No</note>
            <note type="peer" n="1">Yes</note>
            <note type="proceedings" n="1">Yes</note>
          </notesStmt>
          <sourceDesc>
            <biblStruct>
              <analytic>
                <title xml:lang="en">Design of a Novel Hybrid CMOS Non-Volatile SRAM Memory in 130nm RRAM Technology</title>
                <author role="aut">
                  <persName>
                    <forename type="first">Hussein</forename>
                    <surname>Bazzi</surname>
                  </persName>
                  <idno type="idhal" notation="numeric">819027</idno>
                  <idno type="halauthorid" notation="string">2386997-819027</idno>
                  <idno type="ORCID">https://orcid.org/0000-0003-3901-1746</idno>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Hassen</forename>
                    <surname>Aziza</surname>
                  </persName>
                  <email type="md5">ba5c10d9ebaa4bfa67d1aea8b3b1373f</email>
                  <email type="domain">univ-amu.fr</email>
                  <idno type="idhal" notation="string">azizah</idno>
                  <idno type="idhal" notation="numeric">177966</idno>
                  <idno type="halauthorid" notation="string">41788-177966</idno>
                  <idno type="ORCID">https://orcid.org/0000-0002-8278-7462</idno>
                  <idno type="IDREF">https://www.idref.fr/085275581</idno>
                  <affiliation ref="#struct-199957"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Mathieu</forename>
                    <surname>Moreau</surname>
                  </persName>
                  <email type="md5">60e20a92e79b59c1442dab45b3765062</email>
                  <email type="domain">unilim.fr</email>
                  <idno type="idhal" notation="string">mathieu-moreau</idno>
                  <idno type="idhal" notation="numeric">18508</idno>
                  <idno type="halauthorid" notation="string">39553-18508</idno>
                  <idno type="RESEARCHERID">http://www.researcherid.com/rid/A-3044-2013</idno>
                  <idno type="ORCID">https://orcid.org/0000-0002-2332-4273</idno>
                  <idno type="IDREF">https://www.idref.fr/152085866</idno>
                  <idno type="GOOGLE SCHOLAR">https://scholar.google.fr/citations?user=no9kGIAAAAAJ</idno>
                  <idno type="RESEARCHERID">http://www.researcherid.com/rid/http://www.researcherid.com/rid/A-3044-2013</idno>
                  <idno type="VIAF">https://viaf.org/viaf/199006091</idno>
                  <affiliation ref="#struct-199957"/>
                </author>
                <author role="aut">
                  <persName>
                    <forename type="first">Adnan</forename>
                    <surname>Harb</surname>
                  </persName>
                  <idno type="halauthorid">1319049-0</idno>
                  <affiliation ref="#struct-134463"/>
                </author>
              </analytic>
              <monogr>
                <title level="m">2020 15th Design &amp; Technology of Integrated Systems in Nanoscale Era (DTIS)</title>
                <meeting>
                  <title>Design, Technology, and Test of Integrated Circuits and Systems</title>
                  <date type="start">2020-04-01</date>
                  <settlement>virtual</settlement>
                  <country key="MA">Morocco</country>
                </meeting>
                <imprint/>
              </monogr>
              <idno type="doi">10.1109/DTIS48698.2020.9081153</idno>
            </biblStruct>
          </sourceDesc>
          <profileDesc>
            <langUsage>
              <language ident="en">English</language>
            </langUsage>
            <textClass>
              <keywords scheme="author">
                <term xml:lang="en">Power Consumption</term>
                <term xml:lang="en">Resistive RAM (RRAM)</term>
                <term xml:lang="en">Non-Volatile SRAM (NVSRAM)</term>
                <term xml:lang="en">Static Random-Access Memories (SRAMs)</term>
              </keywords>
              <classCode scheme="halDomain" n="spi.nano">Engineering Sciences [physics]/Micro and nanotechnologies/Microelectronics</classCode>
              <classCode scheme="halTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halOldTypology" n="COMM">Conference papers</classCode>
              <classCode scheme="halTreeTypology" n="COMM">Conference papers</classCode>
            </textClass>
            <abstract xml:lang="en">
              <p>Static Random-Access Memories (SRAMs) are an integral part of the chip industry, occupying a noticeable share of the memory market due to their high performance and compatibility with CMOS technology. Traditional SRAMs lack the capability to retain data after power-off, restricting their availability in applications such as battery-powered mobile devices where non-volatility associated with zero-leakage currents is needed. This paper presents a novel Non-Volatile SRAMs (NVSRAMs) device based on Resistive RAM (RRAM) technology. A comparison between SRAM and NVSRAM performances is proposed at both cell and memory array level. The comparison covers several metrics such as power consumption, area and design complexity. The presented circuits are implemented in a 130-nm high voltage CMOS technology from STMicroelectronics.</p>
            </abstract>
          </profileDesc>
        </biblFull>
      </listBibl>
    </body>
    <back>
      <listOrg type="structures">
        <org type="laboratory" xml:id="struct-199957" status="VALID">
          <idno type="IdRef">142814105</idno>
          <idno type="RNSR">201220336G</idno>
          <idno type="ROR">https://ror.org/0238zyh04</idno>
          <idno type="Wikidata">Q51781330</idno>
          <orgName>Institut des Matériaux, de Microélectronique et des Nanosciences de Provence</orgName>
          <orgName type="acronym">IM2NP</orgName>
          <date type="start">2008-01-01</date>
          <desc>
            <address>
              <addrLine>Faculté des SciencesAvenue Escadrille Normandie NiemenCase 14213397 Marseille Cedex 20</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.im2np.fr/</ref>
          </desc>
          <listRelation>
            <relation name="UMR7334 /UMR6242" active="#struct-198056" type="direct"/>
            <relation name="UMR7334 /UMR6242" active="#struct-303091" type="direct"/>
            <relation name="UMR7334 / UMR6242" active="#struct-441569" type="direct"/>
          </listRelation>
        </org>
        <org type="institution" xml:id="struct-134463" status="VALID">
          <idno type="ROR">https://ror.org/034agrd14</idno>
          <orgName>Lebanese International University</orgName>
          <orgName type="acronym">LIU</orgName>
          <desc>
            <address>
              <addrLine>LIU Campus Beirut - Lebanon PO Box: 146404 Mazraa</addrLine>
              <country key="LB"/>
            </address>
            <ref type="url">http://www.liu.edu.lb/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-198056" status="VALID">
          <idno type="IdRef">15863621X</idno>
          <idno type="ISNI">0000 0001 2176 4817</idno>
          <idno type="ROR">https://ror.org/035xkbk20</idno>
          <orgName>Aix Marseille Université</orgName>
          <orgName type="acronym">AMU</orgName>
          <date type="start">2012-01-01</date>
          <desc>
            <address>
              <addrLine>Aix-Marseille UniversitéJardins du Pharo58 Boulevard Charles Livon13284 Marseille cedex 7</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.univ-amu.fr/</ref>
          </desc>
        </org>
        <org type="institution" xml:id="struct-303091" status="VALID">
          <idno type="IdRef">031122337</idno>
          <idno type="ROR">https://ror.org/02m9kbe37</idno>
          <orgName>Université de Toulon</orgName>
          <orgName type="acronym">UTLN</orgName>
          <desc>
            <address>
              <addrLine>Avenue de l'Université - BP 20132 - 83957 La Garde Cedex</addrLine>
              <country key="FR"/>
            </address>
            <ref type="url">http://www.univ-tln.fr/</ref>
          </desc>
        </org>
        <org type="regroupinstitution" xml:id="struct-441569" status="VALID">
          <idno type="IdRef">02636817X</idno>
          <idno type="ISNI">0000000122597504</idno>
          <idno type="ROR">https://ror.org/02feahw73</idno>
          <orgName>Centre National de la Recherche Scientifique</orgName>
          <orgName type="acronym">CNRS</orgName>
          <date type="start">1939-10-19</date>
          <desc>
            <address>
              <country key="FR"/>
            </address>
            <ref type="url">https://www.cnrs.fr/</ref>
          </desc>
        </org>
      </listOrg>
    </back>
  </text>
</TEI>