Binary level toolchain provenance identification with graph neural networks
Tristan Benoit, Jean-Yves Marion, Sébastien Bardin

To cite this version:
Tristan Benoit, Jean-Yves Marion, Sébastien Bardin. Binary level toolchain provenance identification with graph neural networks. SANER 2021 - 28th IEEE International Conference on Software Analysis, Evolution and Reengineering, Mar 2021, Honolulu / Virtual, United States. pp.131-141, 10.1109/SANER50967.2021.00021. hal-03447628

HAL Id: hal-03447628
https://hal.science/hal-03447628
Submitted on 24 Nov 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Abstract—We consider the problem of recovering the compiling chain used to generate a given stripped binary code. We present a Graph Neural Network framework at the binary level to solve this problem, with the idea to take into account the shallow semantics provided by the binary code's structured control flow graph (CFG). We introduce a Graph Neural Network, called Site Neural Network (SNN), dedicated to this problem. To attain scalability at the binary level, feature extraction is simplified by performing a parametric graph reduction. Our experiments show that our method recovers the compiler family with a very high F1-Score of 0.9950 while the optimization level is recovered with a moderately high F1-Score of 0.7517. On the compiler version prediction task, the F1-Score is about 0.8167 excluding the clang family. A comparison with a previous work demonstrates the accuracy and performance of this framework.

Index Terms—toolchain provenance, graph neural networks, binary code analysis

I. INTRODUCTION

The problem Identifying the toolchain provenance, i.e. the compiler family (e.g. Visual Studio or GCC), the compiler version (e.g. 10.0, 12.0) and its optimization options (e.g. -O1, -O2), that have been used to produce a given stripped binary code is an important problem in at least two scenarios:

- Determination of security flaws inside binary codes. Applications are often built by linking together commercial off-the-shelf libraries (COTS)\(^1\). While allowing faster development cycles, developers do not have the source code of these COTS and do not know the compiling chain used to generate them. This is an important issue in software maintenance and long-term support as compilers may inject vulnerabilities that are discovered after the COTS released and after the deployment of the applications that used them [1]. For example, CVE-2018-12886 describes a vulnerability allowing an attacker to bypass stack protection in GCC 4.1 though 8. Hence, there is a need to be able to retrieve the compiling chain to assess whether an application may present a certain vulnerability;

- Identification of known functions. Library function identification in a binary code is another primary issue for software maintenance and security, such as clone detection (see for example [2] using Deep Learning) or malware reverse engineering (see for example [3] using I/O relationship). The function name identification problem is readily solved when the binary code under analysis is well-behaved, that is when it contains enough information to disassemble it. For example, IDA disassembler proposes the F.L.I.R.T algorithm [4] based on signature-patterns that recognizes known functions, while ByteWeight [5] constructs a weight prefix tree of the function prologue by machine learning to identify known functions. These methods work well for regular binary codes, yet identification fails in many situations: unknown libraries, slightly modified binaries, stripped or obfuscated binaries. Compiler chain provenance identification may help in such cases [6].

We tested IDA Freeware edition to determine the compiler used to generate a binary code. For this, we performed a test manually on 15 unstripped and stripped binary codes. A stripped binary is a binary code without debugging symbols. On unstripped binary codes, IDA correctly distinguishes MinGW binary codes from Visual Studio ones. In the case of stripped binary codes, IDA is not able to find the correct compiler and assigns each binary code to Visual Studio, probably as a default setting. Moreover and in all cases, IDA was unable to retrieve the compiling options.

Goal and approach The goal of the paper is to devise a machine learning based solution to the toolchain provenance identification problem over stripped binary codes.

Rosenblum et al.’s pioneering work [7] introduced the problem and a first solution based on Support Vector Machine (SVM) over binary functions disassembled from a binary. Recent works on this topic [8], [9] rely on neural networks, either Convolutional (CNN) or Recurrent (RNN). The extracted features of a binary code are embedded as a text or as an image to be fed into a neural network. Rahimian et al. [10] takes a stratified approach: first, the compiler family is guessed

---

\(^1\)More than 70\% of commercial applications used COTS (Gartner).
and then, given the compiler family, the optimization level is determined. With a combination of features coming from the control graph and the instruction sequences, the toolchain provenance is attributed with hash kernels and fingerprints.

A recent work by Massarelli et al. [11] extracts binary function Control Flow Graph (CFG). Their neural network can be decomposed into two parts: first, the raw binary sequences in each basic block are dealt with natural language processing (NLP) techniques, second, the graph is operated using convolutions – aggregating blocks to classify each binary function.

Instruction embedding is a topic in itself. Different embeddings have been adapted from the natural language processing setting such as asm2vec [12], cross-architecture instruction embedding [13], or i2v [11].

Claim We claim that the decision process can be done at the binary program level rather than at the binary function level like in most prior approaches. Going away from precise block level binary semantics, we suggest using a forgetting control flow graph (CFG) of the whole binary program. That is why we propose using Graph Neural Networks (GNN) [14]. As a result, relationships between basic blocks (nodes of CFG) are taken into account in the graph embedding, and the weight of a CFG node depends transitively on its neighbors. In doing so, we take the proviso that a program is not like a text or an image that can be projected into a regular Euclidean space, and consequently, it is worth keeping the program structure, at least partially.

Contribution Our paper makes the following contributions:

1) We develop a Graph Neural Network based framework that we call Site Neural Network (SNN) to determine the compiler family, compiler version and the optimization level that generate a given binary code. The overall architecture is displayed in Figure 1 and Figure 2. We extract a CFG from a binary code and then abstract it by preserving only the skeletal control flow. Then, this forgetting flow graph is chopped into fixed-size sub-graphs (sites) whose size is a parameter noted $\alpha$ in the remainder of the text. This preprocessing step is fully automatic and unsupervised. Next, the Site Neural Network takes the graph of all sites as input to classify the binary code. The overall architecture of our framework follows the approach of adapting Residual Neural Network (ResNet) to sites [15] and by refining the model with adaptive max pooling layers [16] to graphs. We also propose to use hierarchies of multiple SNN experts making binary decisions (e.g. ‘Clang 8.0’ versus ‘Clang 8.5’).

Our approach has at least three advantages.

- Compared to prior works [7]–[11], the model is quite simple because it is reduced to sites. There is no instruction specific feature and no focus on function prologues/epilogues. So, we do expect that Site Neural Networks are more robust and generic.
- From a methodological point of view, Site Neural Networks provides end-to-end graph based classifiers. As a result, decisions and classifications should be more easily based on the binary code semantics.
- Our framework can easily be adapted to different contexts: chopping is parameterized by the sub-graph size $\alpha$, while our SNN hierarchy allows adding new experts in a modular way – for example to deal with a new compiler version or a new option.

2) Most prior works in toolchain provenance based on Machine Learning use as datasets a set of binary functions generated by different compilers and optimization levels. From our point of view, this approach creates a bias, which might be acceptable depending on the context. Indeed, it might be difficult to correctly identify function boundaries when we deal with obfuscated COTS or stripped binaries and the preprocessing time to find functions, for example in COTS, may be important. Moreover, most of the time, libraries, like DLL, are dynamically linked and so it is not necessary to determine the compiler toolchain for each function individually. That is why we focus on binary codes. Hence, our dataset consists of full stripped binary codes without any knowledge about functions and their localization.

3) Some study suffers from a limited dataset variety (e.g., only 18 compiler configurations in Rosenblum et al. [17]). Our study covers a large number of possible compiling toolchains on Linux and Windows (both 64-bit systems). Indeed, the identification covers 23 different compiler versions of four major compilers: Clang, GCC, MinGW, Visual Studio. We take into consideration four classes of optimization: -00, -O1, -O2/-O3, and -Os – for a total of 92 compiler configurations. We evaluated our system in terms of detection accuracy on a broad dataset composed of about 36, 272 stripped binary codes compiled from 36, 272 different source code with four compiler families, 23 different compiler versions, and five optimization levels. Thus, we can train and test our approach with 121 distinct and well-balanced sets of binary codes, all having different code sources.

We demonstrate that toolchain provenance identification at program level is feasible with good precision and accuracy together with an efficient learning phase – obtaining better classification results than the most recent prior function-level methods [11] together with much smaller learning time (Section VI-A). Overall, we believe these results are promising and may offer new, more robust leads for toolchain provenance identification.

II. RELATED WORKS

Rosenblum et al. in a series of two seminal papers [17] and [7] were the first to attempt to recover the compiler and compiler options using SVM – where features are composed of regular expressions (idioms) on the assembly program together with 3-vertex graphlets. While they report excellent precision
and accuracy, they consider a rather restricted data set in terms of code diversity, compilers families, versions, and options. There are 175 different codes. Only 9 compiler versions are considered and optimization prediction is either 'Low' (e.g. -O0) or 'High' (e.g. -O3). We show in Section VI-B that more diversity significantly impacts results, hence we carry out our experiments in a more diverse setting.

Rahimian et al. [10] developed BinComp, with a complex model based on three layers – the last one being Annotated Control Flow Graphs. All these features are embedded into a vector by applying a neighbor hash graph kernel. Some features required the binary codes to be unstripped.

More recently, three papers were published on toolchain provenance. Yang et al. [8] extracts 1024 bits from the object file and process them with a one-dimensional CNN. Chen et al. [9] develop Himalia, which is a two-tier classifier. Features are extracted from binary functions and consist of a sequence of instruction types of fixed size, which are eventually completed by padding. Thus, Himalia focuses on the prologue and epilogue of functions, and as a result, can explain its classification. That said, the authors made the strong hypothesis to be able to determine the function prologue and epilogue.

Lastly, the closest related work is by Massarelli et al. [11]. They propose a graph embedding neural network based on methods developed in the field of NLP. The learning phase is composed of two stages. The first stage transforms sequences of instruction in basic blocks using an instruction embedding called i2v and a Recurrent Neural Network. Then, the overall CFG is embedded into a graph, which is aggregated by a 2-round convolution process. Our approach is shown to have a much better learning time for overall better precision and accuracy (Section VI-A).

III. BACKGROUND

In this paper, we use Graph Neural Networks (GNN) [14], [18], [19] and more precisely Graph Convolutional Networks (GCN). The architecture of a GCN is mostly based on a transformation of classical CNN architecture. For example, Zhao et al. [15] generalizes ResNet [20] and DenseNet [21] to graphs. Inputs of a graph neural network is the representation of a graph. The recent survey by Hamilton et al. [22] discusses the different graph representations. Compared to unstructured data like texts (one-dimensional data) or images (two-dimensional data), the graph encoding must preserve certain properties like the shape or the connectivity.

A key feature is the pooling method. A pooling layer of a GNN does not depend on the input size. For this, the pooling can just take the sum of node values. There are other methods such as sort pooling selecting a fixed sized set of maximum node values [23] or such as adaptive max pooling by dividing the matrix at each convolution in a fixed number of parts [24], as illustrated in Figure 4.

Note that we name each node with an identifier to increase the predictivity of the model [25].

IV. OUR METHOD FOR TOOLCHAIN PROVENANCE IDENTIFICATION

A. Binary code preprocessing

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Signification</th>
</tr>
</thead>
<tbody>
<tr>
<td>RET</td>
<td>return</td>
</tr>
<tr>
<td>CALL</td>
<td>function call</td>
</tr>
<tr>
<td>JMP</td>
<td>unconditional jump</td>
</tr>
<tr>
<td>HLT</td>
<td>interruption</td>
</tr>
<tr>
<td>INVALID</td>
<td>failure when disassembling</td>
</tr>
<tr>
<td>UNDEF</td>
<td>unknown address</td>
</tr>
<tr>
<td>JCC</td>
<td>conditional jump</td>
</tr>
<tr>
<td>SWITCH</td>
<td>jump to multiples destinations</td>
</tr>
</tbody>
</table>

The architecture of the preprocessing is shown in Figure 1. Inputs are binary codes. The Control Flow Graph (CFG) is extracted using a concolic disassembler framework [26]. Then, there are two more steps that we call the forgetful phase and the chopping phase. They reduce drastically the dimension of the adjacency matrix and facilitate transmission during the convolution phase.

B. The forgetful phase

The forgetful phase consists of simplifying a CFG by removing sequential instructions and by just keeping control flow instruction types. Figure 3 illustrates this reduction. For this, the phase runs in two stages:

1) All consecutive nodes labeled by a sequential instruction (like mov or add) are pruned in one single node that is removed.
2) All remaining nodes are relabeled based on the instruction type following Table I.
solve the problem of anonymity.

of the instruction type (see Table I) and a unique identifier to subgraphs.

exploration, it collects from the graph multiple small subgraphs. These subgraphs are called sites and their size is at most of $\alpha$ nodes. Sites are obtained using a breadth-first search algorithm from the forgetting graph – the algorithm is presented in Algorithm 1. It performs a limited exploration of the graph using a breadth-first search. During that exploration, it collects from the graph multiple small subgraphs.

We associate with each node of a site two features composed of the instruction type (see Table I) and a unique identifier to solve the problem of anonymity.

Since each site has a small diameter of at most $\alpha$, a small number of convolutions allows information to pass through all nodes. Notice that sites are directed graphs, but they are processed as undirected graphs during convolution computations.

D. Site Neural Networks

Inputs are graphs built from a binary code by the two previous phases. Take a graph composed of a set of nodes $V$ and represented by the adjacency matrix $A$. We define $X_0$ as the matrix containing the nodes attributes, thus it has a dimension of $n \times 2$.

a) Mini-batches: A single input is a set of sites that are collectively regrouped in a graph. In the training phase, the input graphs are partitioned into mini-batches. This allows us to normalize the data [27]. Each mini-batch $B$ is normalized by calculating $\text{batchNorm}_B(x) = \frac{x - \mu_B}{\sigma_B}$, where $\mu_B$ is the observed mean and $\sigma_B$ is the observed variance. Notice that, the observed means and variances are memorized because they are reused in test time. This process has been shown to be successful but is not yet understood in theory. The activation function is the rectified linear unit $\text{relu}(x) = \max(0, x)$.

b) Dense Convolution: Now, the vector sequence of node values $(Y_{k+1})_{k \geq 0}$ obtained after $k+1$ convolutions is defined as follows:

$$Y_1 = \text{relu}(\text{batchNorm}_B((A + I)X_0W_0 + b_0))$$
$$Y_{k+1} = (\text{relu}(\text{batchNorm}_B((A + I)Y_kW_k + b_k)))Y_k$$

The notation $|$ is the matrix augmentation. Using dense convolutions introduced by Huang et al. [21] the output of one step is fed into every future step.

c) Dimensions: Let $d_k$ be the hyperparameter corresponding to the second dimension of the matrix $W_k$ at convo-

Algorithm 1 Graph chopping algorithm

Input: A forgetting graph $G = (V,E)$, a root vertex $r$ in $V$
Parameters: $n$ the number of sites to extract, $\alpha$ max node in a site
Output: A graph containing a maximum of $n$ sites

Let $G_r = (V_r,E_r)$ be a a graph.

while $|V| > 0$ and $n > 0$ do
  Let $q1$ be a queue.
  Let $q2$ be a queue.
  Let $g = (N,A)$ be a graph.
  push $q1,r$
  while $|N| \leq \alpha$ and $|q1| > 0$ do
    empty $q2$
    for all $x \in q1$ do
      if $|N| \geq \alpha$ then
        break
      end if
      for all $y$ such that $(x,y) \in E$ do
        if $|N| \geq \alpha$ then
          break
        end if
        if $y \in N$ then
          $A \leftarrow A \cup \{(x,y)\}$
          break
        end if
        $N \leftarrow N \cup \{y\}$
        $A \leftarrow A \cup \{(x,y)\}$
        push $y$ in $q2$
      end for
    end for
    $q1 \leftarrow q2$
  end while
  $V \leftarrow V \setminus \{N\}$
  $E \leftarrow E \setminus \{(u,v)|u,v \in N\}$
  $r \leftarrow$ first vertex left in $V$
  $V_r \leftarrow V_r \cup N$
  $E_r \leftarrow E_r \cup A$
  $n \leftarrow n - 1$
end while
return $G_r$
lution $t$. The first dimension of the matrix $W_k$, for $k > 0$, is $\sum_{t=0}^{k-1} d_t$.

- **d) Output:** The dimension of matrix $Y_k$, for $k > 0$, is $n \times \sum_{t=0}^{k-1} d_t$ where $n$ is the number of nodes. We now perform a pooling, which reduces the matrix of the last convolution to some smaller fixed-size matrix.

- **e) Adaptive Max Pooling Layer(s):** Following [16], a crucial point in our approach is the extraction of features based on the Weisfeiler-Lehman test of graph isomorphism. For this, we apply on the result of the convolutional layers an (AMP) maximum in each block. The figure 4 illustrates the adaptive max pooling computation. We iterate four times adaptive max pooling to extract a fixed-size representation of $X$.

We take the maximum in each block. The figure 4 illustrates the adaptive max pooling computation. We iterate four times adaptive max pooling to extract a fixed-size representation of $X$.

- **f) Readout layer:** At this point, we have obtained from the adaptive max pooling layers a fixed-size representation of our graph. The output of the adaptive max pooling layers is fed into a multilayer perceptron to predict the probability distribution of the class that the input graph should belong to.

### V. EVALUATION

#### A. Dataset

We evaluate the performance of our framework on a data set coming from Codeforces$^2$.

The **Codeforces Dataset:** The dataset is made from 36,272 C/C++ source code examples, that solve 91 problems from Codeforces. We compiled them using clang 3.9.1, clang 4.0.1, clang 5.0.1, clang 6.0.0, clang 7.0.0, clang 8.0, gcc 4.8.5, gcc 5.5.0, gcc 6.5.0, gcc 7.5.0, gcc 8.4.0, gcc 9.3.0, mingw 3.4.5, mingw 4.1.1, mingw 4.7.1, mingw 4.9.2, mingw 5.11.0, mingw 8.1.1, visual studio (vs) 10.0, vs 12.0, vs 14.0, vs 2017 and vs 2019. Thus, there are 23 different compilers in total. The target platform of GCC and Clang binaries is Ubuntu 18.04.4 x64. The target platform of MinGW and Visual Studio binaries is Windows 10 Enterprise x64.

**Compilation process:** Each source code is compiled using a random compiler with a random optimization among options -O1, -O2, -O3, and -Os. Binaries are then stripped. We thus have a relatively well balanced dataset of 36, 272 binaries.

**Optimization level similarities:** There are huge similarities between programs compiled with -O2 and -O3. Over a random sample of 2920 MinGW binary codes, 561 binary codes compiled with -O2 are identical when compiled with -O3. This has already been reported [28] and has been an issue for Chen et al. [9] in their compiler optimization detection framework. Note that this is not the case for Visual Studio Compiler which has only one advanced optimization level. Due to the similarity between programs produced by -O2 and by -O3, we will consider -O2 and -O3 as a proper subclass.

#### B. Hierarchies of SNN

Prior works [7]–[9], [11], [17] take each classification task, such as determining the optimization level, separately, and use a single neural network to classify at the level of functions. We choose to implement binaries hierarchical classifiers with a local expert classifier per parent node [29]. In this way, the optimization level prediction depends on the compiler family. Moreover, we take advantage of our domain problem, for instance, we expect -O0 instances and -O1 instances to be closer to each other than -O0 instances and -O2/3-O3 instances.

A site neural network expert is specialized to make the separation between two choices (e.g. between MinGW -O0/O1 and MinGW -O2/O3). The hierarchy for optimization level prediction (Figure 5) is built upon the prediction of the compiler family. There is one expert per parent node,
thus 15 experts. Similarly, the hierarchy for version prediction (Figure 6) is built upon family prediction and contains 22 experts. Three experts for compiler family prediction are in both hierarchies. Therefore, we have in total 34 experts.

### C. Implementation of SNN

We perform four convolutions with a dimension of 8 at each step. The hyper-parameter $d_t$ of the matrix $W_t$ is 8 for each convolution $t$. We use four pooling layers with $\text{amp}_2, 2, \text{amp}_4, 4, \text{amp}_8, 8,$ and $\text{amp}_{16, 16}$ operators. The multilayer perceptron has four layers. Their respective number of neurons are 384, 256, 128, and 2. As a result, each of our SNN has 286, 962 trainable parameters. Therefore the complete model, with two hierarchies, has 9, 756, 708 trainable parameters. The number of training epochs depends on each expert and is put under each node in Figures 5 and 6. Batch size is 20, learning rate is 0.005 and the loss function is cross-entropy loss.

We implemented our neural network using the language python along with the machine learning library PyTorch. Prepossessing, forgetful, and chopping phases are implemented in C++. **Data and tools are available at** https://gitlab.inria.fr/tbenoit/saner-2021-binary-level-toolchain-provenance-identification.

### D. Research questions

We investigate the following research questions, ending the two most crucial ones, to validate our framework and to see its current limits:

- **RQ1** How does our framework evolve when the site size $\alpha$ increases in terms of running time performance?
- **RQ2** How does our framework evolve when the site size $\alpha$ increases in terms of accuracy?
- **RQ3** Does our framework have the capacity to predict the compiler and optimization level of binary codes?
- **RQ4** Does our framework have the capacity to predict the compiler version of binary codes?

![Fig. 7. Percent of the CFG dataset in megabyte kept by the chopping phase.](image)

**E. RQ1: How does our framework evolve when the site size $\alpha$ increases in terms of running time performance?**

1) **Goal:** The whole control flow graph has variable size and is not suitable as direct input of a machine-learning process. As a result, we chop the control flow graph in 100 smaller graphs of fixed size $\alpha$. The dimension of the parameter $\alpha$ modifies the processing time necessary to perform the chopping phase itself along with the learning phase. We want to evaluate the impact of this parameter $\alpha$ in the learning phase process of both our hierarchies the one for the optimization level prediction and the one for the compiler version prediction.

2) **Method:** We vary $\alpha$ by taking values : 4, 8, 12, 16, 20, 24, 28, 32, 48 and 64. As shown in Figure 7, using those $\alpha$ in the chopping phase retains from 2% of the original CFG data to 12%. This is a good range of values as we seek to retain only a small part of the forgetting graphs data.

We select only a sample of 1000 binaries from our dataset. Using an identical computer sequentially for all values of alpha, we learn one epoch for each expert. We measure the learning phase processing time in function of $\alpha$. We extrapolate from that the average learning phase processing time per binary if the number of epochs was correct. We also record the average processing time of the chopping phase of a binary in function of $\alpha$. We present the average time in seconds of the process a binary coming from our dataset.

We run experiments on a computer equipped with an Intel i7-8665U, 4 cores, and a frequency of 2.11 GHz.

3) **Results:** Graph extraction, which does not depend on $\alpha$, takes an average processing time of 0.11 seconds per binary. The average time of the chopping phase goes from 0.12 seconds per binary to 0.38 seconds per binary depending

<table>
<thead>
<tr>
<th>$\alpha$</th>
<th>Option s/e</th>
<th>Version s/e</th>
<th>Complete s/e</th>
</tr>
</thead>
<tbody>
<tr>
<td>4</td>
<td>0.46</td>
<td>0.58</td>
<td>0.95</td>
</tr>
<tr>
<td>8</td>
<td>0.59</td>
<td>0.74</td>
<td>1.21</td>
</tr>
<tr>
<td>12</td>
<td>0.73</td>
<td>0.80</td>
<td>1.39</td>
</tr>
<tr>
<td>16</td>
<td>0.71</td>
<td>0.85</td>
<td>1.42</td>
</tr>
<tr>
<td>20</td>
<td>0.85</td>
<td>0.97</td>
<td>1.67</td>
</tr>
<tr>
<td>24</td>
<td>0.79</td>
<td>0.90</td>
<td>1.54</td>
</tr>
<tr>
<td>28</td>
<td>0.84</td>
<td>0.93</td>
<td>1.61</td>
</tr>
<tr>
<td>32</td>
<td>0.85</td>
<td>1.02</td>
<td>1.71</td>
</tr>
<tr>
<td>48</td>
<td>0.98</td>
<td>1.08</td>
<td>1.88</td>
</tr>
<tr>
<td>64</td>
<td>1.13</td>
<td>1.25</td>
<td>2.20</td>
</tr>
</tbody>
</table>

**TABLE II**

**LEARNING PHASE AVERAGE TIME (IN SECONDS) PROCESSING AN BINARY**

![Fig. 8. Chopping phase: average time to process a binary code](image)
on $\alpha$. Chopping processing time is monotonic with $\alpha$. The average time of the complete learning phase processing goes from 0.95 seconds per binary to 2.21 seconds per binary.

**d) Conclusion:** As $\alpha$ increases, so do the volume of the data to be classified. Thus one can adapt the process to its need using $\alpha$. It can scale to dozens of thousands of binaries. We note that extraction and chopping phases can be parallelized efficiently. Due to the use of experts, the learning phase is also done in parallel.

**F. RQ2: How does our framework evolve when the site size $\alpha$ increases in terms of accuracy?**

**a) Goal:** We want to identify the impact of $\alpha$ on the accuracy of our framework. Indeed, since the parameter $\alpha$ gives the size of data extracted, at first glance, it must affect the accuracy of the machine learning process. However, it is a bit tricky because machine learning neural networks have an inherent variance in their results. To measure the performance of our hierarchies, we use as a single metric the macro average F1-Score. It is a simple metric that is unbiased by potential class imbalances.

**b) Methodology:** As in RQ1, we apply our framework with 4, 8, 12, 16, 20, 24, 28, 32, 48, and 64 as different possible values of $\alpha$. We effectuate ten runs for each alpha. In each run, we sample 10% of our dataset as the train set. We sample a test set of size 2000. A different validation set composing 10% of the train set is used for each expert. For each specialized site neural network, we select the model neural network with the best accuracy on the validation split on the last epoch. We train our hierarchies for the optimization level prediction task and the compiler version prediction task.

To deal with the inherent variance, we use the mean value of each 10 runs as the estimated macro average F1-Score for a given $\alpha$. Our data is then analyzed using linear models with the ordinary least square (OLS) method. This simple model assumes that our data follow a linear law with some noise that should be identically distributed. We evaluate the impact of $\alpha$ on the macro average F1-Score by the $r^2$ value of the statistical analysis. We can also give a probability that the model fits the data using the F1-Statistic.

**c) Results:** On the optimization prediction task, a linear model does not fit the data using the ordinary least square (OLS) method (Figure 9). First, the probability that there is no relationship is too high as demonstrated by a p-value of 0.537. Even if there were a relation, $\alpha$ would explain less than 5 percent of the variance in the overall macro average F1-Score.

![Fig. 9. Macro average F1-Score along alpha on the optimization level prediction task](image)

**G. RQ3: Does our framework have the capacity to predict the compiler and optimization level of binary codes?**

**a) Methodology:** We set the site size to be $\alpha = 32$ (cf. RQ1-RQ2). We train experts of the first hierarchies to predict both the compiler family and the optimization level. To run this experiment, the dataset is split into a train set and a test set. The test set has a size of 2200 and is balanced along the dimension of the combination of compilers, compiler versions, and optimization levels. A different validation set composing 10% of the train set is used for each expert. The loss function is the cross entropy loss. For each specialized site neural network, we select the epoch with the best accuracy on the validation split on the last ten epochs. After training, the hierarchical classifier is evaluated thanks to the test set.
Fig. 11. Confusion matrix of SNN on the compiler family and option prediction. On the diagonal, the best value is 100 and elsewhere it is 0.

### Table III

<table>
<thead>
<tr>
<th>Compiler</th>
<th>Precision</th>
<th>Recall</th>
<th>F1 Score</th>
<th>Support</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clang</td>
<td>1</td>
<td>0.9933</td>
<td>0.9967</td>
<td>600</td>
</tr>
<tr>
<td>GCC</td>
<td>0.9967</td>
<td>1</td>
<td>0.9983</td>
<td>600</td>
</tr>
<tr>
<td>MinGW</td>
<td>0.9983</td>
<td>0.9917</td>
<td>0.9950</td>
<td>600</td>
</tr>
<tr>
<td>VS</td>
<td>0.9828</td>
<td>0.9975</td>
<td>0.9901</td>
<td>400</td>
</tr>
<tr>
<td>Macro AVG</td>
<td>0.9944</td>
<td>0.9956</td>
<td>0.9950</td>
<td>2200</td>
</tr>
</tbody>
</table>

**F1-score of SNN for compiler family prediction.**

### Table IV

<table>
<thead>
<tr>
<th>Option</th>
<th>Precision</th>
<th>Recall</th>
<th>F1 Score</th>
<th>Support</th>
</tr>
</thead>
<tbody>
<tr>
<td>-O0</td>
<td>0.7917</td>
<td>0.8261</td>
<td>0.8085</td>
<td>460</td>
</tr>
<tr>
<td>-O1</td>
<td>0.8289</td>
<td>0.7478</td>
<td>0.7863</td>
<td>460</td>
</tr>
<tr>
<td>-O2/O3</td>
<td>0.7869</td>
<td>0.8329</td>
<td>0.8092</td>
<td>820</td>
</tr>
<tr>
<td>-Os</td>
<td>0.6316</td>
<td>0.6</td>
<td>0.6154</td>
<td>460</td>
</tr>
<tr>
<td>Macro AVG</td>
<td>0.7598</td>
<td>0.7517</td>
<td>0.7549</td>
<td>2200</td>
</tr>
</tbody>
</table>

**F1-score of SNN for optimization level prediction.**

#### b) Results

Table III presents F1-Score for each compiler family and the macro average F1-Score. We achieve a very high overall F1-Score of 0.9950 on the compiler family prediction. Table IV presents F1-Score for each optimization level and the macro average F1-Score. We achieve a high F1-Score of 0.7549 on the optimization level prediction.

#### c) Conclusion

We achieve a very high F1-Score on the compiler family prediction. It is so high that nearly all errors are in predicting the optimization level. On this other task, we achieve a high F1-Score. We conclude that predicting the optimization level is harder than predicting the compiler family. We suppose this is in part due to the similarity of binaries produced by different compiler options.

### Table V

<table>
<thead>
<tr>
<th>Version</th>
<th>Precision</th>
<th>Recall</th>
<th>F1-Score</th>
<th>Support</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clang 3.9.1</td>
<td>0.3137</td>
<td>0.16</td>
<td>0.2119</td>
<td>100</td>
</tr>
<tr>
<td>Clang 4.0.1</td>
<td>0.194</td>
<td>0.26</td>
<td>0.2222</td>
<td>100</td>
</tr>
<tr>
<td>Clang 5.0.1</td>
<td>0.1897</td>
<td>0.11</td>
<td>0.1392</td>
<td>100</td>
</tr>
<tr>
<td>Clang 6.0.0</td>
<td>0.1594</td>
<td>0.11</td>
<td>0.1302</td>
<td>100</td>
</tr>
<tr>
<td>Clang 7.0.0</td>
<td>0.216</td>
<td>0.27</td>
<td>0.24</td>
<td>100</td>
</tr>
<tr>
<td>Clang 8.0.0</td>
<td>0.1384</td>
<td>0.22</td>
<td>0.1699</td>
<td>100</td>
</tr>
<tr>
<td>GCC 4.8.5</td>
<td>0.9375</td>
<td>0.9</td>
<td>0.9184</td>
<td>100</td>
</tr>
<tr>
<td>GCC 5.5.0</td>
<td>0.6032</td>
<td>0.38</td>
<td>0.4663</td>
<td>100</td>
</tr>
<tr>
<td>GCC 6.5.0</td>
<td>0.4237</td>
<td>0.75</td>
<td>0.5415</td>
<td>100</td>
</tr>
<tr>
<td>GCC 7.5.0</td>
<td>0.6747</td>
<td>0.56</td>
<td>0.612</td>
<td>100</td>
</tr>
<tr>
<td>GCC 8.4.0</td>
<td>0.3636</td>
<td>0.24</td>
<td>0.2892</td>
<td>100</td>
</tr>
<tr>
<td>GCC 9.3.0</td>
<td>0.4359</td>
<td>0.51</td>
<td>0.47</td>
<td>100</td>
</tr>
<tr>
<td>MinGW 3.4.5</td>
<td>1</td>
<td>0.99</td>
<td>0.995</td>
<td>100</td>
</tr>
<tr>
<td>MinGW 4.4.1</td>
<td>0.99</td>
<td>0.99</td>
<td>0.99</td>
<td>100</td>
</tr>
<tr>
<td>MinGW 4.7.1</td>
<td>0.9794</td>
<td>0.95</td>
<td>0.9645</td>
<td>100</td>
</tr>
<tr>
<td>MinGW 4.9.2</td>
<td>0.95</td>
<td>0.95</td>
<td>0.95</td>
<td>100</td>
</tr>
<tr>
<td>MinGW 5.11.0</td>
<td>0.98</td>
<td>0.98</td>
<td>0.98</td>
<td>100</td>
</tr>
<tr>
<td>MinGW 8.1.1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>100</td>
</tr>
<tr>
<td>VS 10.0</td>
<td>0.939</td>
<td>0.9625</td>
<td>0.9506</td>
<td>80</td>
</tr>
<tr>
<td>VS 12.0</td>
<td>0.8478</td>
<td>0.975</td>
<td>0.907</td>
<td>80</td>
</tr>
<tr>
<td>VS 14.0</td>
<td>0.9125</td>
<td>0.9125</td>
<td>0.9125</td>
<td>80</td>
</tr>
<tr>
<td>VS 2017</td>
<td>0.9367</td>
<td>0.925</td>
<td>0.9308</td>
<td>80</td>
</tr>
<tr>
<td>VS 2019</td>
<td>0.9452</td>
<td>0.8625</td>
<td>0.902</td>
<td>80</td>
</tr>
<tr>
<td>Macro AVG</td>
<td>0.6578</td>
<td>0.6508</td>
<td>0.6475</td>
<td>2200</td>
</tr>
</tbody>
</table>

**F1-score of SNN for version prediction.**

#### H. RQ4: Does our framework have the capacity to predict the compiler version of binary codes?

##### a) Methodology

We set the site size to be $\alpha = 32$ (cf. RQ1-RQ2). We use the same methodology as before with experts of the second hierarchy to predict the compiler version.
b) Results: Table V presents F1-Score for each compiler version, and macro averages F1-Score. We achieve a moderate F1-Score of 0.6475 on the version prediction task. Table VI presents macro averages F1-Score of compiler version identification by compiler family. We notice the macro average F1-Score of 0.5496 for the Clang family. The Clang family version prediction stands out due to this very low accuracy. On the other hand, the macro average F1-Score of the MinGW family is about 0.9799. Table VI shows that if we omit Clang, we attain a macro average F1-Score of 0.8167. Moreover, if we concentrate on binaries compiled for Windows, we attain a very high F1-Score of 0.9502.

c) Conclusion: We conclude that compiler version prediction is hard on the Clang family but easy for binaries coming from the Windows platform.

VI. DISCUSSION

We choose to compare our framework to the work of Massarelli et al. [11]. As we said previously, it is one of the closest frameworks to ours. Indeed, they used graph convolution at the binary function level while we performed graph convolution at the binary level. Moreover, this framework is available in a repository. This is not the case with other works [7]–[10] which makes it difficult for a fair comparison. Still, we also provide elements of comparison with Rosenblum et al. [17].

A. Comparison with Massarelli et al. [11]

a) Methodology: Massarelli et al. [11] relies on radare2 [30] to extract CFG of binary functions in a binary. They propose an instruction embedding method called i2v to represent each instruction, and then feed it to an RNN.

We sample a set of 2843 binaries from our dataset that we transform to CFG of functions using the Massarelli et al. framework. Using Massarelli et al. framework, 227 of these binaries constitute the validation split, 601 constitute the test split and the rest belong to the train split.

On our side, we train our framework using a dataset containing the same 2843 binaries with a random test set of 601 binaries. We perform the experiment 10 times to mitigate randomness.

To compare with our binary level approach, we take two distinct approaches:

- **Function-level** We evaluate Massarelli et al., denoted MA. We transform the output of our SNN framework from binary level to function level. To do so, the prediction of each function is the prediction for the binary containing the function. We use the information of MA to get the number of functions in each binary. We note this process SNN-F;

- **Program-level** We already have evaluated our approach with a complete dataset. We note this evaluation SNN-Full. We transform the output of MA from function level to binary level. To do so, the prediction for a given binary
is the majority prediction of each function extracted from the binary. We note this process MA-B;

b) Results: Massarelli et al. preprocessing is complicated and time-consuming, as radare2 disassembly is a costly process. The average time per binaries is 665 seconds with a minority of binaries taking hours to complete. While this preprocessing is done in parallel, it takes 525 hours of computation to obtain 2842 binaries. It was done on computers equipped with two Intel Xeon silver 4110. The dataset for Massarelli et al. approach contains approximately 825,000 binary functions. Each epoch takes approximately 2200 seconds. Thus, the average learning time is 116 seconds per binary, using computers equipped with two Intel Xeon gold 5218R – while on an Intel i7-8665U our approach has an average learning time of 1.71 seconds per binary.

We report the result of each framework on the three tasks in Table VII. For the sake of brevity, we report only the overall macro average F1-Score with two digits along with standard deviation when available. Comparing SNN with a restricted dataset to MA-B, we are on the same range on family prediction. However, we outperform MA-B by 0.16 on optimization prediction, and 0.13 on version prediction. Using our full dataset, SNN-Full outperforms MA-B by 0.08 on compiler family prediction, 0.33 on optimization prediction and 0.33 on version prediction. This is expected as MA-B had less training data than SNN-Full. On the other side, comparing MA to SNN-F, we are again on the same range on family prediction. We outperform it by 0.24 on optimization prediction and 0.06 on version prediction.

c) Conclusion: We are approximately 68× times faster during learning, and 1300× time faster during preprocessing. Moreover, we can use much more parallelism in the learning phase. This processing time allows us to enhance our classification performance by learning from more binaries. We are also able to consistently outperform in terms of accuracy MA except for the compiler family where we are in the same range.

B. Comparison with Rosenblum et al. framework [17]

Rosenblum et al. [17] dataset and classifier are not available, so we give only elements of comparison. They report accuracy of 0.999 for compiler family, 0.999 for optimization level, and 0.918 for compiler version. However, their dataset consists of 2,686 programs compiled from only 175 different source code examples, while we consider 36,272 different source code examples (internal validity is ensured by random assignment of a code to a toolchain). They consider three compiler families (Visual Studio, Intel Compiler, and GCC), but only 9 compiler versions, and the optimization prediction is reduced to 'Low' (e.g. −O0) vs 'High' (e.g. −O2) – hence a total of 18 compiler configurations where we consider 92 such configurations.

We can observe trends when we move from our broad dataset to a more restricted one closer to Rosenblum et al. setting. We select compiler versions VS 10.0, VS 12.0, VS 2017, GCC 4.8, GCC 5.5 and GCC 7.5. Reproducing the setting of Rosenblum et al., we restrict optimization option prediction to a choice between 'Low' and 'High' optimization options. After a learning phase on this restricted dataset, our F1-Scores is 1.0 for compiler family, 0.97 for optimization level and 0.89 for compiler version. As expected, breadth of the dataset significantly impacts accuracy.

VII. LIMITATIONS

Our dataset is composed of small programs (most file sizes are around 30kb). It would be interesting to use a more diverse dataset. Nevertheless, our evaluation at least demonstrates the accuracy of SNN. Moreover, our approach was tested and validated on stripped binary codes. In adversarial contexts where binary are obfuscated or when we are dealing with malware, the situation is quite different. We believe this is a challenge worth working on.

VIII. CONCLUSION

We consider the problem of toolchain provenance identification. Our starting hypothesis is that binary code is not unstructured data and that semantics is important. Moreover, since libraries are more frequently dynamically linked, binaries are usually homogeneous in terms of toolchain provenance.

In this work, we explore the possibility of (i) extracting semantic features in the form of graphs, (ii) processing the neural networks of the graphs to propagate the information according to the topology of the graph, and (iii) using tailored hierarchies to fit a dataset. We demonstrate that binary-level toolchain provenance identification is feasible with both high precision/accuracy and fast learning – we outperform a recent function-level approach on these metrics.

This work opens several immediate questions. The combination of the forgetful phase followed by the chopped phase provides a simple and realistic feature graph model. That said, one could think of a first phase that would leave out less information. Also, the pooling layers play an important role. It should be worth looking at which features are useful and how they are intertwined to improve pooling. This question bounces off the question of semantics. Finally, CFG provides only a very shallow program semantics. An interesting question would be to automatically extract and take advantage of some sort of richer semantic features without too much extra cost.

ACKNOWLEDGMENTS

Experiments were carried out using the Grid’5000 testbed, supported by a scientific interest group hosted by Inria and including CNRS, RENATER as well as other organizations (see https://www.grid5000.fr).