

## Electro-thermal limitations and device degradation of SiGe HBTs with emphasis on circuit performance (Invited)

Sebastien Fregonese, Mukherjee Chhandak, Holger Rucker, Pascal Chevalier, Gerhard Fischer, Didier Céli, Marina Deng, François Marc, Cristell Maneux, Thomas Zimmer

### ▶ To cite this version:

Sebastien Fregonese, Mukherjee Chhandak, Holger Rucker, Pascal Chevalier, Gerhard Fischer, et al.. Electro-thermal limitations and device degradation of SiGe HBTs with emphasis on circuit performance (Invited). 2021 IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium (BCICTS), Dec 2021, Monterey, United States. 10.1109/BCICTS50416.2021.9682476 . hal-03408053

## HAL Id: hal-03408053 https://hal.science/hal-03408053

Submitted on 7 Nov 2022

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Electro-thermal limitations and device degradation of SiGe HBTs with emphasis on circuit performance

Sébastien Fregonese<sup>1</sup>, Chhandak Mukherjee<sup>1</sup>, Holger Rücker<sup>3</sup>, Pascal Chevalier<sup>2</sup>, Gerhard Fischer<sup>3</sup>, Didier Céli<sup>2</sup>, Marina Deng<sup>1</sup>, Marine Couret<sup>1</sup>, François Marc<sup>1</sup>, Cristell Maneux<sup>1</sup>, Thomas Zimmer<sup>1</sup>

<sup>1</sup>IMS Laboratory, CNRS, University of Bordeaux, 33400 Talence Cedex, France

<sup>2</sup>STMicroelectronics, 38920 Crolles, France

<sup>3</sup>IHP - Leibniz-Institut für innovative Mikroelektronik, 15236 Frankfurt (Oder), Germany

Abstract— This paper examines the performance of SiGe HBTs under DC and AC pulsed operating conditions beyond the breakdown voltage. Two state-of-the-art technologies are investigated. The limitations when biasing the transistor at or beyond peak  $f_T$  are thermal only, thus penalizing deep trench architectures. Furthermore, the reliability implications are explored and their impact on device degradation is assessed.

*Index Terms*— SiGe HBTs, avalanche breakdown, self-heating, limitations, reliability, safe operating area (SOA), HICUM compact model, Aging Laws

#### I. INTRODUCTION

Today, SiGe BiCMOS is the technology of choice for demanding (sub) mm-wave applications like high-data rate wireless communications, optoelectronic data links, next-generation automotive radar sensors and future novel THz applications. Compared to III-V devices, SiGe HBTs possess attractive thermal and reliability properties as well as a much higher integration density coupled with an efficient BEOL architecture allowing the realization of transmission lines in micro-strip configuration as well as manifold additional passive devices. The only drawback is, however, the lower breakdown voltage (BV) of SiGe HBTs due to their smaller bandgap and the higher current gain  $\beta$  compared to most of the III–V HBTs. Thus, obtaining a high output power density of SiGe HBT-based power amplifier (PA) is a challenging design task.

To achieve this, several strategies are possible.

1- The maximum current swing can be increased by the use of PA-cells composed of multiple emitter finger configurations. The drawback here is related to the design of the input and output matching circuits due to the lower input and output impedances [1] of large area devices.

2- The maximum voltage swing can be increased by operating the device at higher collector voltage. Typically, DC collectorto-emitter breakdown voltage with base open ( $BV_{CEO}$ ) or DC collector-to-base breakdown voltage with open emitter ( $BV_{CBO}$ ) are used as the metrics for voltage limit of PA devices. In practical PA circuits, the RF envelope voltage can swing well beyond  $BV_{CEO}$  without causing a failure. An analysis of output power swing limitations and DC breakdown is presented with a focus on biasing and temperature in [2].

For both strategies, reliability is a concern.

Other strategies exist that are based on circuit design, which will not be detailed in this paper, but are mentioned for the sake of completeness: In order to increase  $P_{out}$  for high-speed HBTs with a relatively low BV<sub>CEO</sub>, V<sub>CE</sub> can be improved using a cascode circuit configuration. A cascode PA consists of a stack of HBTs in CB configuration on top of a CE configuration which can thus reduce the output voltage clipping. Note that the number of stacked transistors is limited by the substrate breakdown voltage. Connecting cascodes in parallel further increases the output power and reduces the collector current clipping of the PA [3]. Use of a cascode topology with a low terminating base impedance and minimum voltage-current waveform-overlap extends the V<sub>CE</sub> swing on the upper SiGe HBT in the cascode beyond its BV<sub>CBO</sub>, boosting output power and power added efficiency (PAE). [4]

Another option for mm-wave power amplifier design is the use of the Class-E architecture which is an attractive proposition due to its high theoretical collector efficiency as well as higher allowable voltage swing owing to non-overlapping voltage and current waveforms. Specifically, in HBTs the voltage swing can be as high as  $BV_{CBO}$  as opposed to  $BV_{CEO}$  that sets the limit in linear amplifiers [5].

Finally, pulsed systems such as short-time (ultra-) wideband power amplifiers (UWB-PA) provide essential advantages over continuous wave (CW) PAs in terms of size, weight, and power dissipation for a given output power requirement [6]. These systems can be found in the fields of high-resolution imaging and sensing, precision position location, and wireless networking [7].

This paper is divided into two parts: First, we will explore the maximum collector-to-emitter breakdown voltage of HBTs under test. The device operates at its best RF-performance ( $V_{BE}$  at peak- $f_T$ ). Pulsed DC and AC measurements are carried out. Two different state-of-the-art architectures are investigated and their sensitivity to self-heating is explored. In the second part, the device degradation due to operation close to the safe-operating-area (SOA) is analyzed and modelled. After a short presentation of the implemented aging compact HICUM model, the impact of the degradation on circuit building blocks are illustrated.

#### II. PULSED MODE OPERATION AT BREAKDOWN VOLTAGE AND BEYOND

The DC output characteristics of a bipolar transistor is represented by its I<sub>C</sub> (V<sub>CE</sub>, for different constant V<sub>BE</sub> values). When investigating these curves for high V<sub>CE</sub>s, a 1<sup>st</sup> snapback (or flyback) behavior, i.e., the onset of a negative-differentialresistance (NDR) branch, is observed at medium V<sub>BE</sub>; it is worth noting that the NDR branch is measured by keeping I<sub>C</sub> constant while sweeping  $V_{BE}$  and measuring  $V_{CE}$  [8]. The 1<sup>st</sup> snapback is one of the critical borders (edges?) for the safe operating area (SOA), since under V<sub>CE</sub>-controlled conditions the I<sub>C</sub> would sharply and significantly increase beyond that point; at high currents a 2<sup>nd</sup> snapback occurs, after which a positive-differential-resistance (PDR) branch is restored. The well-known mechanisms described before is valid for medium V<sub>BE</sub> values only. For high V<sub>BE</sub>s, the measured I<sub>C</sub>-V<sub>CE</sub> curves show fully PDR behavior (i.e. the 1st snapback does not occur) and are purely limited by self-heating. The SOA is limited by BV<sub>CBO</sub> at low V<sub>BE</sub>, and by the pinch-in effect at low-to-medium  $V_{BE}s$  [9].

On the other hand, the  $V_{BE}$  region of interest is located at high  $V_{BE}$ s, where the device operates close to the peak transit frequency ( $f_T$ ) or  $f_{MAX}$ . In order to analyze the impact of self-heating, pulsed measurements are an ideal tool for in-depth investigation. In addition, it provides crucial information for the UWB-PA design. In the present study, pulse measurements are carried out with the pulsed DC analyzer Keithley 4200-SCS in combination with the VNA Rohde & Schwarz ZVA67 (with ZVAX extension unit). The PMU allows to create pulses larger than 60 ns with minimum rise and fall times of 20 ns [10]. Measurements with sufficient accuracy were obtained using a time window between 60% and 90% of the DC pulse duration.

These measurements have been performed on two state-ofthe-art technologies as presented in Fig. 1: Fig 1a shows a crosssectional view of the HBT used here that were from a development lot of a new generation of the 130 nm BiCMOS technology, SG13G3 [11]. It shows an elevated extrinsic base (EEB) with a self-aligned emitter-base architecture created using the NSEG of the base. Its key features include: (i) partially mono-crystalline EEB regions are formed self-aligned to the emitter, facilitating low extrinsic base resistances R<sub>BX</sub>; (ii) the formation of the high-speed HBT device within a single active area without shallow trench isolation (STI) between the emitter and the collector contact regions, resulting in low R<sub>C</sub> and small collector-substrate junction areas. The HBTs feature peak f<sub>T</sub>/f<sub>MAX</sub> values of 470/650 GHz. The cross sectional view from Fig. 1b transistor shows the B55 technology from STMicroelectronics (ST). It presents the DPSA-SEG architecture, which is well-known for its very popular and fully self-aligned structure. The architecture exhibited state-of-theart performances of 320 GHz  $f_T$  and 370 GHz  $f_{MAX}$  for the 55nm SiGe BiCMOS [13].



Fig. 1: Cross-section of a) EEB architecture SG13G3, b) the 55-nm Si/SiGe BiCMOS architecture

Although, it is not recommended for circuit applications due to transistor instability and reduced frequency performances, we have operated the transistors well beyond their SOA to gain a deeper understanding of the ultimate limit of these technologies and verify the accuracy of the electro-thermal model.

Results of DC pulsed measurements from both technologies are shown in Fig. 2.



Fig. 2: Output characteristics for  $V_{BE} = 0.85$ , 0.9 and 0.95 V measured with various pulse widths from 150 ns up to 1.2 µs for an HBT with (a)  $A_E = 8*0.11 \times 1.0 \ \mu\text{m}^2$ , and (b)  $A_E = 0.1 \times 4.42 \ \mu\text{m}^2$ , duty cycle DC is 10%

We can observe that (i) under pulsed conditions, the transistor can operate well beyond the SOA (maximum allowed  $V_{CE}$  is 1.6 V for case (a) [11] and 1.5 V for case (b) [13]), (ii) a high impact of the pulse width on the collector current, which is directly linked to the dynamic self-heating, (iii) this impact is much more pronounced for the transistor presented in Fig. 2b compared to Fig. 2a.

Two main structural differences between both technologies, apart from the EEB in the case of the IHP technology, can be noted: (i) the fragmented emitter for IHP HBTs with 8 unit cells of  $0.11 \times 1.0 \ \mu\text{m}^2$ , (ii) the presence of the deep trench isolation schemes in the ST technology. Deep trenches are known to confine the heat flux resulting in a higher thermal resistance. Additionally, the dynamic behavior is altered as can be observed from Fig. 2 where, for a given V<sub>BE</sub>, different pulse widths have been applied. The question now arises on how the transistor behaves for pulsed AC operation.

In Fig. 3, we show AC pulsed measured data, for a DC pulse width of 150ns and an RF pulse width of 50ns. The applied  $V_{BE}$  voltage is 0.9V while the  $V_{CE}$  varies between 1.0V, 1.5V and 2.0V. The results shown in Fig. 3 are quite unexpected: On the LHS of Fig. 3 (IHP), the small–signal parameters are much more sensitive compared to the figures of the RHS (ST). On the other hand, the pulsed DC voltages have a much higher impact on the collector current for the ST technology (RHS). These two

results seem to contradict each other and need more explanation. When we examine the collector current density at  $V_{BE}$ =0.9V, we recognize that for the IHP technology (LHS),  $J_{C}$ is higher (up to two times for a V<sub>CE</sub>=2V). That implies, that even with a lower thermal resistance, due to the absence of deep trenches, the final device temperature is much higher making the small signal parameters more sensitive to a variation of the operating point (different V<sub>CE</sub>s), even under pulsed conditions. Here the minimum pulse widths is 150 ns and even for this short pulse width, self-heating is already noticeable (see also the pulsed DC curves at V<sub>BE</sub>=0.9V in Fig. 2). In fact, the absence of DTI leads to a very small self-heating (thermal?) time constant. Hence, despite the short pulses, the pulsed measurements are not adequate to reduce self-heating in the case of the IHP technology. In the case of ST, the pulsed measurements can indeed reduce the self-heating, especially the part due to DTI, which has a much higher time constant compared to the intrinsic part. Using the HICUM L2 compact model, we estimate that the reduction of self-heating due to pulsed measurement is up to 50 % for the case of the ST devices. This analysis is confirmed by HICUM L2 compact model simulation. In order to achieve a quite good agreement with simulation, as shown in Fig. 3, the temperature dependence of R<sub>TH</sub> requires particular attention for modeling, which underlines the dominance of the thermal effect.





Fig. 3. Pulsed measured AC data, (a) S<sub>11</sub>-IHP, (b) S<sub>11</sub>-ST, (c) h<sub>21</sub>-IHP, (d) h<sub>21</sub>-ST, (e) Mason gain-IHP, (f) Mason gain-ST for an DC pulse width of 150ns and an RF pulse width of 50ns. The applied VBE voltage is 0.9V and VCE varies: VCE=1.0V (red), 1.5V (blue) and 2.0V (cyan), frequency varies from 1 to 40GHz, duty cycle DC is 10%, duty cycle RF is 3%

In Fig. 4, we present again the  $S_{11}$  and the small-signal current gain  $h_{21}$ , this time only for one operating point (beyond  $BV_{CE0}$ :  $V_{BE}$ =0.9V and  $V_{CE}$ =2V), but for different pulse widths. Here we observe that the variation in the small-signal parameters is much more pronounced in the case of the ST technology (Fig 4. b and d) compared to the IHP one (Fig. 4 a and c). We attribute this behavior again to the presence/absence of deep trenches. Without deep trenches (IHP) the heating is quite fast and the final steady thermal state is reached in a short time; whereas in the presences of deep trenches, a second/third time constant delays the heating mechanism. When comparing the results to simulation, we can observe that in both cases the results obtained using longer pulses tend to match with the DC-RF continuous wave simulation results.



Fig. 4. Pulsed measured AC data, (a)  $S_{11}$ -IHP, (b)  $S_{11}$ -ST, (c)  $h_{21}$ -IHP, (d)  $h_{21}$ -ST for  $V_{BE}$ =0.9V and  $V_{CE}$ =2V for different pulse width, duty cycle DC is 10%, duty cycle RF is 3%

In this section, we have demonstrated the benefit of operating the device under pulsed conditions that allows the devices to enter the Safe Operating Area and thus to deliver high output power density. The downside of this approach is that reliability issues that are related to temperature and avalanche mechanisms [14] may occur. We will investigate these issues in the following part of the paper.

#### III. RELIABILITY ANALYSIS: FROM DEVICE TO CIRCUIT

High base-collector voltage results in creation of electronhole pairs (avalanche mechanism) where the holes may give rise to hot-carrier degradation (HCD). The underlying mechanism of HCD is trap generation at the emitter-base (EB) spacer oxide interface through Si-H bond-breaking followed by non-ideal base current degradation [15]. The schematic in Fig. 5 (a) illustrates the HBT structure in which HC damage is located near the E-B spacer which is followed by subsequent Si-H bond breakage at the [15-18] oxide interface and Hdiffusion into the oxide (Fig. 5(b)).



Fig. 5: (a) Schematic device cross-section showing the physical location of HCD, (b) H-diffusion scenario at the E-B spacer oxide interface.

#### A. Analytical model formulation

The rate of bond dissociation is governed by a chemical interaction between the carriers and the passivated Si-H bond through generation and annihilation of traps. The interface-trap density,  $N_T(t)$ , increases with the net rate of reaction and the bond dissociation rate can be calculated following reaction-diffusion theory [19] as follows,

$$\frac{dN_T}{dt} = K_F \left( N_F - N_T(t) \right) - K_R N_T(t) N_H(0, t) \tag{1}$$

 $K_F$  is the rate constant of the forward reaction, *i.e.*, generation of traps,  $K_R$  is the rate constant of trap annihilation by hydrogen atoms,  $N_H(x,t)$  is the volumetric density of hydrogen at distance x of the Si/SiO<sub>2</sub> interface and  $N_F$  is the total number of available bonds that can break.



Fig. 6: Organization of the (a) R-D, (b) OT and (c) Diffusion modules of HICUM AL V3.01.

From a compact model point of view [20], the trap creation at the Si/SiO<sub>2</sub> interface (Fig. 5 (a)) can be represented by the change in a specific base current parameter, the peripheral B-E recombination saturation current, I<sub>REpS</sub> [21-22]. As it has been made evident in earlier works [15, 21-22] that the region around the emitter periphery is solely impacted by HCD, the effect of degradation on the internal base-emitter current parameters can be neglected. In [21], we used TCAD simulations along with HICUM compact model simulations to correlate the increase of I<sub>REpS</sub> with that of the trap density at the spacer interface (Fig. 6(a)) for a given emitter perimeter,  $P_E$ , through the following equation,

$$U_{REpS}(t) = \alpha P_E N_T(t)$$
<sup>(2)</sup>

In addition to this setup, HICUM AL V3.01 employs an additional fictitious transistor node for the oxide trap generation through the total oxide trap density  $N_{OX}(t)$  (Fig. 6 (b)) which is governed by an exponential stress time dependence similar to the implementation of bulk trap in [23]. Finally, in addition to trap generation and creation of H-atoms (Fig. 5 (a) and (b)) through Si-H bond dissociation, the H- diffusion is modeled by an N-stage RC ladder network terminated by a conductance G (Fig. 6 (c)) that represents the long-term diffusion scenario [21-22]. This R-C network considers all possible diffusion scenarios based on Fick's law of H-diffusion [24].

#### B. Device Aging Simulation

Following an initial HICUM model calibration against experimental data using foundry-generated model cards, HICUM AL V3.01 simulations were validated against agingtests performed on SiGe NPN HBTs from Infineon Technologies [9], NPN SiGe HBTs [13] based on an advanced BICMOS 55nm technology from ST, as well as on the SG13S technology from IHP [12]. Note that, even though a particular type of stress condition was validated for all the different technologies, with the aging tests conducted at different times, only selected results from each are shown, simply to highlight the versatility of the HICUM AL V3.01 across technologies and aging conditions and not to intent a 1-to-1 comparison between the different technologies. Fig. 7 shows the evolution of IREPS as a function of stress duration for the three technologies under study and corresponding HICUM AL V3.01 simulations, depicting very good accuracy and versatility of the model.



Fig. 7: Comparison between aging tests and HICUM-AL-V3.01 simulation: Evolution of excess base current at  $V_{BE}$  = 0.7 V for HBT technologies from (a) Infineon [25], (b) IHP [22] and (c) ST [13].

Next the model simulations were validated against dynamic mixed-mode aging tests conducted on two of the technologies under test in order to affirm time-invariance of the aging compact model. Fig. 8 (a) shows the results for HBTs from IHP under a specific DC mixed-mode stress condition of  $I_{E.stress}$  of 0.12 mA and a  $V_{CB,stress}$  of 3V. Both  $V_{CB}$  and  $I_E$  were programmed to switch in an interval of 360s, between the initial (V<sub>CB,stress</sub> of 3V and I<sub>E,stress</sub> of 0.12 mA) and a high-current recovery phase (V<sub>CB,stress</sub> of 0V and a I<sub>E,stress</sub> of 5.2 mA at 3 times the current at peak-f<sub>T</sub>). Significant recovery can be observed during the high-current phase ( $V_{CB,stress} = 0$  V), owing to the temperature-annealing effect during this phase. In contrast, for the results depicted in Fig. 8 (b) for ST technologies, a series of stress conditions were used that include V<sub>CB,stress</sub> bias switching between high and low states (without triggering the thermal/ annealing phase). The results show the evolution of the HiCuM parameter  $I_{rEpS}$ , an indicator of the trap generation at the E-B spacer oxide interface, depicting little to no recovery when the stress bias is lowered. This affirms that without annealing or some sort of temperature treatment (as done for Fig. 8(a)) HC induced damage do not show any recovery in SiGe HBTs. Due to the difference in spacer morphology and emitter dimension for both of these technologies, slightly different dynamics of trap generation and H-diffusion have been observed. However, despite the mismatch in current densities, geometries and Hdiffusion scenarios, recovery is not observed for either technology without an annealing cycle.



Fig. 8: Evolution of excess base current under dynamic mixed-mode stress conditions comparing the measurements (symbols) and HICUM-AL V3.01 (line) for the technologies from (a) IHP [12] and (b) ST [13].

#### C. Circuit Aging Simulation

To evaluate the electrical performances of four current mirror architectures (Fig. 9) under mixed-mode operating conditions circuit simulations have been performed for a maximum stress duration of 1000 h using HICUM AL V3.01 for a transient simulation time of 10  $\mu$ s (with an accelerating factor, ATSF of  $3.6 \times 10^{11}$ ) [15, 21]. The following analyses demonstrates how HICUM AL V3.01 can be used in circuit simulation in order to clearly identify the weakest circuit elements, thus allowing the designers to improve the circuit robustness and performances.



Fig. 9: Schematic of (a) the simple, (b) the cascode, (c) the Wilson and (d) the balanced Wilson current mirrors.

To assess the robustness of the current mirror configurations in Fig. 9, the output voltage is set to 3 V while the input current is kept constant at a value of 100 µA. The transistor operating points for each current mirror configuration are shown in Fig. 10 (a). It can be observed that the transistor T2 from the simple current mirror operates under strong avalanche conditions, with an equivalent  $V_{CB}$  of 2.25 V. Moreover, the output transistors (T4) of the cascode, Wilson and balanced Wilson also exhibit a large  $V_{CB}$  of 1.5 V and a  $V_{CE}$  of 2.25 V, well beyond the conventional BV<sub>CEO</sub>. This particular operating condition for the current mirror configurations likely leads to mixed-mode operating stress induced degradation due to the activation of the impact-ionization mechanism for several transistors. From Fig. 10 (b), it can be observed from the IREpS of different transistors that only four transistors suffer from hot-carrier degradation: the transistor T<sub>2</sub> of the simple current mirror and the transistors T<sub>4</sub> of the three other configurations. However, even if the transistor is significantly impacted by HCD under mixed-mode stress, circuit electronic functions are not influenced by HCD, as the transfer current ratio does not evolve over the stress duration.



Fig. 10: (a)  $I_C - V_{CE}$  characteristics highlighting the operating conditions for each current mirror configuration and (b) evolution of  $I_{REpS}$  as a function of stress duration for different transistors of the current mirror configurations at  $I_{IN} = 100 \mu$ A,  $V_{OUT} = 3 V$ .

#### D. Aging Tests on a broadband amplifier

Following the circuit simulation study in the preceding section, HICUM-AL v3.01 has been validated against dynamic aging test results on an actual test circuit, a broadband amplifier [26], fabricated by IHP Microelectronics. As depicted in Fig. 11, the circuit consists of 11 high-speed SiGe HBT from IHP's SG13S technology, with differential inputs (InP and InN) and outputs (OutP and OutN), along with three DC supplies,  $I_{CM}$  (common mode),  $V_{CCi}$  (input), and  $V_{CCo}$  (output).



Fig. 12: (a)  $J_C - V_{CE}$  characteristics highlighting the operating conditions of different transistors, (b) evolution of differential gain after 50 h of aging test, (c) evolution of output supply current showing measurement (symbols) and simulations (lines), (d) evolution of model-extracted  $I_{REpS}$  for the 11 transistors.

A dynamic aging stress test is performed on the test structure by applying an input RF power of -15 dBm at  $I_{CM} = 3 V$ ,  $V_{CCi}$ = 3.3 V,  $V_{CCo}$  = 3.7 V and  $T_{AMB}$  = 25°C. The corresponding operating conditions of the 11 transistors are summarized in Fig. 12 (a). Note that, all transistors, excepted T10 and T11, are biased below their B<sub>VCEO</sub>s, so as not to activate HCD for the other transistors, whereas both self-heating and weak avalanche may occur. On the other hand, a larger degradation of T10 and T11 is expected due to their biasing beyond B<sub>VCE0</sub>. As observed from Fig. 12 (b), the differential gain S<sub>dd21</sub>, exhibits negligible variation (0.06 dB) after 50 hours of RF stress, which can be attributed to equipment calibration shift over time. Thus, the circuit figures of merit are not altered by HCD. However, a degradation of the output supply current I<sub>CCo</sub> of 100 µA has been measured (symbols in fig. 12 (c)), after 50 hours of RF stress. To identify the source of this degradation, Fig. 12 (d) shows the evolution of the IREPS for different transistors. To complement this analysis, first, the black curve in Fig. 12 (c) was obtained by turning the aging flags on for all transistors that shows a total of 80 µA reduction in the output supply current compared that closely matches the results obtained from aging tests (symbols), thus validating the accuracy of the aging compact model on circuit level. Next, in order to systematically locate the circuit elements most susceptible to hot-carrier degradation, the aging flag was only activated for T10 and T11,

i.e. transistors with the highest  $I_{REpS}$  in Fig. 12 (d), thus obtaining the brown curve in Fig. 12 (c), reflecting only 10  $\mu$ A deviation in the output current during the stress duration. Finally, as inferred by the analysis in section C that output stages are principally affected by HCD, the aging flag was turned on for T9 only. The corresponding simulation result is depicted by the green curve in Fig. 12 (c) where a 60  $\mu$ A reduction is observed in the output supply current, close to the case where all transistors are aged. This indicates that the main contribution for the variation of I<sub>CCo</sub> comes from the impact of hot-carrier degradation on T9 which leads to a reduction of its current gain [27].

#### IV. CONCLUSION

The search for high output power density in the SiGe HBT power amplifier leads to operate the transistor at high collectoremitter voltage, often close or beyond the save operating-area. Biasing state-of-the-art SiGe HBTs at peak f<sub>T</sub> or beyond provokes noticeable self-heating and the SOA is thermally limited. Under pulsed operation (DC and AC), these limits can be exceeded, but small-signal parameters are very sensitive to the applied pulse width. From a technological point of view, we observed that deep trench isolation has a huge negative impact at high current densities and medium to high VCE. The resulting device degradation when operating the transistor at high I<sub>C</sub> and/or V<sub>CE</sub> does not necessarily entail a degradation of circuit performance. A study of different current mirror configurations has shown that despite the fact of device degradation due to HCD, the circuit electronic functions are not altered. However, a similar study on a broadband amplifier shows a significant evolution of the output supply current whereas the differential gain is not affected by the aging.

#### REFERENCES

- C. M. Grens, P. Cheng and J. D. Cressler, "Reliability of SiGe HBTs for Power Amplifiers--Part I: Large-Signal RF Performance and Operating Limits," IEEE Trans. on Dev. and Material Reliability, March 2009.
- [2] V. Jain, H. Ding, R. Camillo-Castillo and A. Joseph, "DC and RF breakdown voltage characteristics of SiGe HBTs for WiFi PA applications," 2016 IEEE Bipolar/BiCMOS Circuits and Technology Meeting (BCTM), 2016, pp. 29-32, doi: 10.1109/BCTM.2016.7738948
- [3] P. Sakalas, A. Mukherjee, M. Schröter, "Distortion analysis of CE and CB SiGe HBT power cells with fmax beyond 220 GHz for millimeterwave applications", IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium BCICTS 2019
- [4] I. Ju and J. D. Cressler, "An X-band inverse class-F SiGe HBT cascode power amplifier With harmonic-tuned output transformer," 2017 IEEE Radio Frequency Integrated Circuits Symposium (RFIC), 2017
- [5] K. Datta and H. Hashemi, "Performance Limits, Design and Implementation of mm-Wave SiGe HBT Class-E and Stacked Class-E Power Amplifiers," in IEEE Journal of Solid-State Circuits, Oct. 2014,
- [6] C. T. Rodenbeck, et al, "50-W LTCC transmitter utilizing 28-V GaAs with integrated high-speed pulse modulation," IEEE Microw. Wireless Compon. Lett., vol. 19, no. 11, pp. 746–748, Nov. 2009
- [7] C. T. Rodenbeck, et al, "Techniques for the Analysis and Elimination of Transient Oscillations in Wideband and Ultra-Wideband Pulsed Power Amplifiers," in IEEE Transactions on Microwave Theory and Techniques, vol. 61, no. 10, pp. 3733-3742, Oct. 2013,
- [8] L. La Spina, et al, "Influence of Concurrent Electrothermal and Avalanche Effects on the Safe Operating Area of Multifinger Bipolar Transistors," in IEEE Transactions on Electron Devices, March 2009,

- [9] M. Jaoul, et al, "Measurement based accurate definition of the SOA edges for SiGe HBTs", IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium BCICTS 2019
- [10] M. Weisz, et al, "80 ns/45 GHz Pulsed measurement system for DC and RF characterization of high speed microwave devices". Solid-State Electronics, Elsevier, 2013, 84, pp.74-82.
- [11] H. Rücker and B. Heinemann, "Device Architectures for High-speed SiGe HBTs," in IEEE BiCMOS and Compound Semiconductor Integrated Circuits and Technology Symposium, BCICTS, 2019.
- [12] H. Rücker et al., "A 0 . 13µm SiGe BiCMOS Technology Featuring fT/fmax of 240/330 GHz and Gate Delays Below 3 ps," IEEE J. Solid-State Circuits, vol. 45, no. 9, pp. 1678–1686, Sep. 2010.
- [13] P. Chevalier et al. "A 55 nm triple gate oxide 9 metal layers SiGe BiCMOS technology featuring 320 GHz fT / 370 GHz fMAX HBT and High-Q Millimeter-Wave Passives", IEDM, 2014, pp. 77-79
- [14] U. S. Raghunathan et al., "Bias- and Temperature-Dependent Accumulated Stress Modeling of Mixed-Mode Damage in SiGe HBTs," in IEEE Transactions on Electron Devices, vol. 62, no. 7, July 2015,
- [15] C. Mukherjee, et al, "Hot Carrier Degradation in SiGeHBTs: A Physical and Versatile Aging Compact Model," IEEE Transactions on Electron Devices, vol. 64, no. 12, pp. 4861-4867, Dec. 2017
- [16] J. D. Cressler, "Emerging SiGe HBT reliability issues for mixed-signal circuit applications," *IEEE Trans. Device Mater. Rel.* vol. 4, Jun. 2004,.
- [17] H. Kamrani, et al, "Microscopic Hot-Carrier Degradation Modeling of SiGe HBTs under Stress Conditions Close to the SOA limit", IEEE Trans. Electron Dev., vol. 64, pp. 923-929, 2017
- [18] M. Jaoul, D. Ney, D. Céli, Cristell Maneux and T. Zimmer, "Analysis of a failure mechanism occurring in SiGe HBTs under mixed-mode stress conditions", IEEE ICMTS, Fukuoka, Japan, 2019, pp. 33-37.
- [19] K. O. Jeppson and C. M. Svensson, "Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices," J. Appl. Phys., vol. 48, pp. 2004–2014, 1977, DOI: 10.1063/1.323909.
- [20] M. Schröter and A. Chakravorty, "Compact hierarchical modeling of bipolar transistors with HICUM", World Scientific, Singapore, ISBN 978-981-4273-21-3, 2010.
- [21] M. Couret, M. Jaoul, F. Marc, C. Mukherjee, D. Céli and C. Maneux, "Scaled formulation for trap generation near the EB spacer oxide interface in SiGe HBTs", Solid State Electron. Vol. 169, 2020
- [22] C. Mukherjee, et al, "A physical and versatile aging compact model for hot carrier degradationin SiGe HBTs under dynamic operating conditions", Solid-State Electron, vol. 163, pp. 107635, 2020.
- [23] C.Mukherjee, et al. "A unified aging compact model for hot carrier degradation under mixed-mode and reverse E-B stress in complementary SiGe HBTs", Solid-State Electron, vol. 172, pp. 107900, 2020.
- [24] D. A. Fick "V. on liquid diffusion" The London Edinburgh Dublin Philos Mag J Sci. vol. 10(63), pp. 30–9, 1855
- [25] T. Jacquet, et al. "Reliability of high-speed SiGe: C HBT under electrical stress close to the SOA limit", Microelectron Reliab 2015;55(9):1433–7
- [26] I. G. López, *et al*, "High speed BiCMOS linear driver core for segmented InP Mach-Zehnder modulators", Analog Integrated Circuits and Signal Processing, vol. 87, pp. 105–115, 2016.
- [27] M. Couret, et al, "Impact of SiGe HBT hot-carrier degradation on the broadband amplifier output supply current", in ESSDERC 2019 - 49th European Solid-State Device Research Conference (ESSDERC), 2019,