Time sliding window for the detection of CCSK frames
Camille Monière, Kassem Saied, Bertrand Le Gal, E. Boutillon

To cite this version:
Camille Monière, Kassem Saied, Bertrand Le Gal, E. Boutillon. Time sliding window for the detection of CCSK frames. IEEE Workshop on Signal Processing Systems (SiPS’2021), Oct 2021, Cambria, Portugal. hal-03404782

HAL Id: hal-03404782
https://hal.science/hal-03404782
Submitted on 26 Oct 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Abstract—In wireless communications, frame detection and synchronization are usually performed using a preamble that consumes bandwidth and resources. A new type of frame called Quasi Cyclic Short Packet offers the advantage of avoiding preamble (thus saving resource) while allowing simple detection algorithm. The paper presents a time method to simplify the proposed detection algorithm and makes it robust to channel gain variation. First results show that a receiver can detect reliably a short packet transmitted at few 100 Kbits/s at very low signal-to-noise ratio (-10 dB, typically).

Index Terms—Detection, Cyclic Code Shift Keying, Short frame, Internet of Things, Software Implementation

I. INTRODUCTION

In the context of massive Internet of Things (IoT), transmitting small payloads of data in an unsupervised communication system is a real challenge. Usually, the frame is composed of a payload, some redundancy to correct transmission errors, and a preamble known at the receiver side to help the synchronization task. Unfortunately, for short packets, the preamble size is no longer negligible compared to the encoded data size. In IoT context, preamble usage wastes rare spectrum resources and energy.

Reducing “metadata” throughput (i.e., the exchange of information linked to signaling, synchronization, and identification) is a fundamental change in the massive IoT networking [1]. In [2], Polyanskiy shows that classical methods which use coordination for synchronization and collision avoiding are far from the optimum, since the energy used for coordination is simply wasted. The problem of frame detection at low Signal-to-Noise Ratio (SNR) is also examined in the literature. Many papers propose detection, frequency, and time synchronization algorithms based on the transmission of a preamble heading for each frame [3]–[8]. As these classical preamble-based methods allow to greatly simplify the receiver complexity, because a part of the received waveform is known, they consume a significant part of the bandwidth when the message payload is small. Different preamble-less strategies for the transmission/reception of short packets have been addressed in state-of-the-art papers [9]–[13]. The efficiency of these proposed algorithms has been proved only for positive SNR values (i.e., SNR > 0 dB).

Recently, a new frame without preamble called Quasi Cyclic Short Packet (QCSP) has been proposed [14]. A QCSP frame is based on the association of a Cyclic Code Shift Keying (CCSK) modulation and a Non-Binary Error Control Code (NB-ECC). It is shown in [14] that the frame can be detected reliably. For instance, a Miss Detection Probability ($P_{MD}$) of $10^{-4}$ for a False Alarm Probability ($P_{FA}$) below $10^{-5}$ is reach even with SNR values below 0 dB (see section V). Moreover, the proposed algorithm is robust to frequency offset. It is based on coherent correlation, in the frequency domain, at the symbol level, but an incoherent accumulation at the frame level. This paper explores furthermore the problem of QCSP frame detection and proposes three new contributions. The first contribution of the paper is to present a normalization function that makes the detection algorithm immune to variation of channel and receiver gain. The second contribution is to propose the “time sliding window” algorithm that replaces correlation in frequency domain by a correlation in time domain that takes full profit of the QCSP frame structure. Finally, the last contribution is to evaluate the trade-off between detection performance and processing throughput for the existing and proposed algorithm on Intel Xeon processors. In particular, it is shown that the time sliding method offers significant gain in detection performance without significant impact on the maximum processing throughput for a software solution.

The article is structured as follows. Section II presents the system model and the state-of-the-art detection methods of the proposed QCSP frame. In section III, the CCSK based detection method is briefly described. In section IV, components of interest variants are investigated, especially the associated complexity. The results of our simulations and experiments are summarized in sections V and VI. Finally, conclusions and perspectives are reported in section VII.

II. SYSTEM MODEL

This section aims to introduce the system model and its main components. It is focused on the link between CCSK and NB-ECC, the CCSK principle and the channel considered. For readability, vectors are denoted with bold notations.

A. Structure of a QCSP frame

Let’s consider $\mathbb{F}(q)$ the Galois Field of order $q = 2^p$, $p \in \mathbb{N}$. Fig. 1 shows the overall communication chain of the QCSP...
The Complex Additive White Gaussian Noise (CAWGN) channel adds to the signal a complex white noise of power \( \sigma^2 \). The SNR of the channel is defined at the chip level as \( \frac{1}{\sigma^2} \).

### B. Demodulation of a QCSP frame

The Complex Additive White Gaussian Noise (CAWGN) channel adds to the signal a complex white noise of power \( \sigma^2 \). The SNR of the channel is defined at the chip level as \( \frac{1}{\sigma^2} \).

A synchronous channel, the received frame \( F' \) is the sum of the frame \( F \) and a vector of CAWGN \( Z \). Each received CCSK symbol \( Y_\ell \) is demodulated by correlating \( Y_\ell \) with each of the \( q \) possible received sequences \( P_k, k = 0, 1, \ldots, q - 1 \) to generate the vector \( L_\ell = (L_\ell(0), L_\ell(1), \ldots, L_\ell(q - 1)) \) where the \( k \) components are defined as

\[
L_\ell(k) = \sum_{i=0}^{q-1} Y_\ell(i) P_k(i \mod q).
\]

Since \( P_k(i) = P_0(i - k \mod q) \) by construction, \( L_\ell \) is equal to the circular correlation of \( Y_\ell \) and \( P_0 \), i.e.,

\[
L_\ell = Y_\ell \ast P_0,
\]

where \( \ast \) denotes the circular correlation. This computation can thus be done in the spectral domain \([17], [16]\) as

\[
L_\ell = \text{IFFT}(\text{FFT}(Y_\ell)^* \odot \text{FFT}(P_0)),
\]

where operator \( \odot \) denotes the element-wise (or Hadamard) product of two vectors and \( X^* \) represents the conjugate vector of \( X \), i.e., \( X^* = \text{Re}(X) - j\text{Im}(X) \).

From \( L_\ell \), the Log-Likelihood Ratio (LLR) related to \( Y_\ell \) is computed as \( \text{Re}(\frac{2|Y_\ell|}{\sigma^2}) \) \([17]\) and the full frame LLR vector \( \Lambda \) (Fig. 1) is sent to the NB decoder which retrieve a message \( M' \).

### C. Channel model

In this paper, the channel is considered asynchronous where the time of arrival is unknown. Let’s define \( \Delta \) the start of the frame. Clock precision errors are also considered, leading to a random frequency offset added to the frame. It results in an unknown rotation of the received frame. The resulting random symbol rotation is denoted as: \( \theta \) in the sequel (giving \( \theta \) at chip level) to stress out its effect on symbols. Finally, the phase offset is unknown too but has no effect in the paper’s context since only correlation norms are used in detection. It is then set to zero in the model. It is also assumed that there is enough time between each message to ensure no interference.

With \( F \) the frame sent and \( I \) the interval \([\Delta, \Delta + Nq - 1]\), the channel output \( Y \) is sampled at frequency \( f_{c,\text{chip}} \) into samples \( y(n) \) such that, for all \( n \in \mathbb{N} \):

\[
y(n) = \begin{cases} 
Z(n) & \text{if } n \notin I, \\
F(n - \Delta)e^{j2\pi n \frac{\theta}{Nq}} + Z(n) & \text{else}.
\end{cases}
\]

The sampling frequency \( f_{c,\text{chip}} \) is equal to the inverse of the chip period \( T_c \), i.e., we consider that the optimal sampling time is known. This is achievable in practice by testing in parallel all phase hypotheses resulting from oversampling and by keeping the best one.

The goal of the detection stage is to coarse-approximate \( \Delta \) and \( \theta \), i.e., find a time interval and a rotation interval containing \( \Delta \) and \( \theta \) respectively. The synchronization stage then mitigates or even removes their effects. It thus processes received data and when something is detected, it outputs a buffer (\( B \) on Fig. 1) of \( 2Nq \) chips which should contain the expected frame. This size is related to an uncertainty on symbol synchronization at low SNR. Synchronization steps executed forward are not addressed in this paper.

### III. CCSK Based Detection

This section sums up the detection method presented in \([14]\). It first describes the score function used to assess if a new frame arrived, then the principle of a time and frequency

---

**Table:**

<table>
<thead>
<tr>
<th>System</th>
<th>Channel</th>
<th>Encoder</th>
<th>Modulation</th>
<th>Decoder</th>
</tr>
</thead>
<tbody>
<tr>
<td>QCSP</td>
<td>CAWGN</td>
<td>NB</td>
<td>BPSK</td>
<td>ADC</td>
</tr>
</tbody>
</table>

**Diagram:**

Fig. 1. QCSP System Model.
research grid is presented. Finally, it shows that the proposed method is sensitive to a scaling factor in input, which lead us to propose a solution to overcome this problem.

A. Score function

CCSK based detection consists in comparing a score function to a threshold value \( U_0 \). The score is computed using the last \( Nq \) received chips (length of a frame) at time \( n \) divided in \( N \) sub-vectors \( Y_n(n-(N-1)q), Y_n(n-(N-2)q), \ldots, Y_n \), where for all \( m \in \mathbb{N} \), \( Y_n(i) = (y(m-(q-1)+i))_{i=0,1,\ldots,q-1} \) (length of a symbol). If the score value exceed threshold \( U_0 \), a new frame arrival is assumed.

The score function \( S_n^\omega \) corresponds to a filter output that is maximized for a frame arrived at time \( n \) with a frequency offset \( f = \frac{\omega - \omega_n}{2\pi q} \). The filter is locally coherent at the symbol level and non-coherent at the frame level due to potential residual frequency offset. At the symbol level, the first step is to mitigate the frequency offset by multiplying term by term \( Y_n \) with the vector \( \Gamma^\omega \) which is a pure complex sinusoidal of frequency \(-f\), i.e. \( \Gamma^\omega = (1, e^{-j\frac{\pi}{2}}, e^{-j\frac{2\pi}{2}}, \ldots, e^{-j\frac{(q-1)\pi}{2}})\). This operation gives \( Y_n^\omega = Y_n \odot \Gamma^\omega \). The residual frequency offset of \( Y_n^\omega \) is supposed low enough to allow a coherent demodulation of the symbol, thus, using (3), the correlation vector \( L_n^\omega \) is computed as

\[
L_n^\omega = (Y_n \odot \Gamma^\omega) \star P_0.
\]  

(6)

The maximum absolute value of \( L_n^\omega \) is taken in order to perform the non-coherent integration over the whole frame, which gives with, \( M_n^\omega = \|L_n^\omega\|_\infty = \max\{|L_n^\omega(i)|, i = 0, 1, \ldots, q-1\} \),

\[
S_n^\omega = \sum_{i=0}^{N-1} M_{n-iq}^\omega.
\]  

(7)

However, if the input is scaled by a factor \( \chi \), then the score function \( S_n^\omega \) is scaled by the same factor \( \chi \). This is problematic since \( S_n^\omega \) is compared to the threshold \( U_0 \) to evaluate the presence of a new frame. The first contribution of the paper is to normalize \( M_n^\omega \) by the 2-norm of \( Y_n \) to be independent of the input scaling factor, i.e.

\[
\hat{M}_n^\omega = \frac{\|L_n^\omega\|_\infty}{\|Y_n\|_2}.
\]  

(8)

Given that \( S_n^\omega \) is obtained through an averaging moving filter of length \( N \), (7) can be simplified as

\[
S_n^\omega = S_{n-q}^\omega + M_n^\omega - M_{n-Nq}^\omega.
\]  

(9)

The overall architecture that allows to compute simply the score \( S_n^\omega \) every \( q \) chips is given in Fig. 2, and is called Score Processing Unit (SPU). In [14], the correlation is done in the frequency domain using (4).

Fig. 3 shows an example of a correlation result for a frame of length \( N = 10 \), with a CCSK modulation of length \( q = 64 \), with CAWGN, and with an SNR of -7 dB. The value of \( \Delta \) is equal to 0 at the exact time of arrival of the frame. In this curve, several frequency errors are indicated, with \( \theta - \omega \) taking the values \( 0, \pi/2, \pi, \) and \( 2\pi \) (a full rotation of each CCSK symbol). In this example, the threshold value is set to \( U_0 = 25 \). One can note that when the residual frequency offset is high (greater than a rotation of \( \pi \) for each CCSK symbol, typically), the score magnitude is significantly reduced; Likewise, when the time offset error verifies \( \Delta = q/2 \mod q \), the detection of the frame more difficult. The solution is to explore in parallel several hypotheses of time delay and frequency offset.

B. Search grid

Let us assume, without loss of generality, that the frequency offset \( \theta \) is bounded between \(-\pi\) and \( \pi \), i.e. giving at maximum a half clockwise or counterclockwise rotation per CCSK symbol. Then it is possible to divide this frequency interval into \( p_\omega \) sub-intervals, each associated to a score filter \( S_n^{\omega(r)} \) with \( \omega(r) = \pi(-1 + \frac{2r+1}{p_\omega}) \), \( r = 0, 1, \ldots, p_\omega - 1 \). So, the maximum distance between \( \theta \) and the closest \( \omega(r) \) value is bounded by \( \vartheta = \frac{\pi}{p_\omega} \). For example, when \( p_\omega = 4 \), \( \vartheta = \frac{\pi}{4} \) which corresponds to \( 1/8^{th} \) of residual rotation per CCSK symbol.

For the time uncertainty, a similar approach is used to limit the computational resource: the CCSK size \( q \) is divided into \( p_\Delta \) section of length \( l = \frac{q}{p_\omega} \). Each \( l \) new received chips, the score functions \( S_n^{\omega(r)} \), \( l \in \mathbb{N}, r = 0, 1, \ldots, p_\omega \) are computed. In summary, every CCSK symbol (thus \( q \) received chips), \( p_\omega p_\Delta \) circular correlations (2) are computed and the \( p_\omega p_\Delta \) score functions are updated using (5).

Each time a value of \( S_n^\omega \) goes above the threshold \( U_0 \), the local maximum score value is searched in a window of values around \( (\omega, n) \). Once the local maximum found, the synchronization process starts (not described in the paper). The whole detection system is shown in Fig. 4.
Fig. 4. Complete theoretical detection system.

IV. TIME SLIDING WINDOWS

In this section, the frequency domain computation of the correlation vector \( \mathbf{L}^ω \) is replaced by a “time sliding” computation. The name “time sliding” comes from the computation scheduling that uses the circular property of the CCSK modulation to reduce dramatically the computation burden.

Let us express the \( k^{th} \) component \( \mathbf{L}^ω(k) \) of \( \mathbf{L}^ω \) given in (6) in the time domain. To lighten notations, \( y_n(i) = y(n - (q - 1) + i) \), thus \( \mathbf{Y}_n = (y_n(0), y_n(1), \ldots, y_n(q - 1)) \). Moreover, we have the following useful properties: \( y_n(-1) = y(n - q) \), \( y_n(q - 1) = y(n) \), and, for all \( n, i, y_{n-1}(i) = y_n(i - 1) \).

\[
L^ω_n(k) = \sum_{i=0}^{q-1} y_n(i) P_k(i) e^{-j \frac{2\pi}{q} i k} \tag{10}
\]

Since \( M^ω_n \) is equal to the maximum absolute value of vector \( \mathbf{L}^ω_n \), its value is not affected if \( \mathbf{L}^ω_n \) is replaced in (8) by \( \bar{L}^ω_n(k) = e^{j(n-q)\frac{\pi}{2}} \mathbf{L}^ω_n \). Thus, (10) can be replaced by

\[
\bar{L}^ω_n(k) = \sum_{i=0}^{q-1} y_n(i) P_k(i) e^{-j(n-q+i)\frac{\pi}{2}} \tag{11}
\]

\( \bar{L}^ω_n(k) \) can be expressed as a function of \( \bar{L}^ω_{n-1}(k - 1) \) and the values \( y(n-q) \) and \( y(n) \). According to (11), \( \bar{L}^ω_{n-1}(k - 1) \) becomes

\[
\bar{L}^ω_{n-1}(k - 1) = \sum_{i=0}^{q-1} y_{n-1}(i) P_{k-1}(i) e^{-j(n-1-q+i)\frac{\pi}{2}} \tag{12}
\]

By the definition of the CCSK modulation, for all \( k \) and \( i \) values, \( P_{k-1}(i) = P_0(k-1+i) = P_k(i-1) \), where additions are performed modulo \( q \), thus (12) can be rewritten as

\[
\bar{L}^ω_{n-1}(k - 1) = \sum_{i=0}^{q-1} y_{n-1}(i-1) P_k(i-1) e^{-j(n-q+i-1)\frac{\pi}{2}} \tag{13}
\]

By changing the summation \( i \) by \( i' = i - 1 \), (13) can be rewritten as

\[
\bar{L}^ω_{n-1}(k - 1) = \sum_{i'=-1}^{q-2} y_{n}(i') P_k(i') e^{-j(n-q+1+i')\frac{\pi}{2}} \tag{14}
\]

Thus, subtracting \( y_n(-1)P_k(-1)e^{j(n-q)\frac{\pi}{2}} \) and adding \( y_n(q - 1)P_k(q - 1)e^{j(n)\frac{\pi}{2}} \) to \( \bar{L}^ω_{n-1}(k - 1) \) gives \( \bar{L}^ω_n(k) \). In summary, by denoting \( d^ω_n = (y(n) - y(n-q))e^{j\frac{\pi}{2}}e^{-j\frac{n\pi}{q}} \),

\[
\bar{L}^ω_n(k) = \bar{L}^ω_{n-1}(k - 1) + P_k(q - 1)d^ω_n \tag{15}
\]

This recursive equation can be exactly implemented in hardware as long as the multiplication by \( e^{j\frac{\pi}{2}} \) does not introduce a rounding error that would be accumulated in the integrator. Particularly, the values \( \vartheta \) of interest \( \vartheta = \{\frac{\pi}{2}, \frac{3\pi}{4}, \frac{7\pi}{8}\} \) (corresponding to \( p_ω = \{2, 4, 8\} \) respectively) are not affected.

Fig. 5 compares the effect of the correlation using FFT and time sliding methods, for a \( q = 8 \) CCSK. In both cases, \( q \) values \( \bar{L}^ω_n(k) \) are computed but with a fundamental difference: with the FFT method, every \( l = q/p_Δ \) chips a full vector \( \mathbf{L}^ω_n \) of length \( q \) is computed (a vertical bar in Fig. 5 every \( q \) cycles) while time sliding based SPUs generate every \( l = q/p_Δ \) chips a full diagonal of elements \( L^ω_n+k(k \mod n) \).

To make (8) computable, all the \( \bar{L}^ω_n(k), k = 0, 1, \ldots, q - 1 \) values should be available at time \( n \). The time sliding method then imposes to use \( p_Δ = q \) and \( l = 1 \). Hardware implementation of time sliding correlation method is depicted in Fig. 6.

In summary, the algorithm parameters impacting frame detection are \( (p_Δ, p_ω) \), with \( p_Δ \) set at \( q \) when using time sliding correlation. These parameters directly impact performance and complexity. The following two sections are dedicated respectively to the performance and complexity evaluation.

V. PERFORMANCE EVALUATION

In this section, we compare the performance in terms of “Receiver Operating Characteristic” (ROC). ROC curve gives the evolution of False Alarm Probability (\( P_{F_A} = \text{Prob}(S^ω_n \geq U_0) \) when no frame is received) and the undetected probability or Miss Detection Probability (\( P_{M_D} = \text{Prob}(S^ω_n < U_0) \) when a frame is received at time \( n \)). To compare with work reported
in [14], the frame size is set to \( N = 60 \) with a CCSK length of \( q = 64 \).

The impact of \((p_\Delta, p_\omega)\) values on detection performances are presented in Fig. 7. Different configuration were evaluated with \( p_\Delta = \{8, 16, 64\} \), which correspond to \( l = \{8, 4, 1\} \) respectively, and \( p_\omega = \{2, 4, 8\} \) which correspond to a \( \vartheta = \frac{2}{7}, \frac{4}{7}, \frac{8}{7} \) respectively. Results show that a linear increase of the total parallelism level (represented by the product \( p_\Delta p_\omega \)) does not result in a linear performance improvement. If doubling \( p_\omega = 2 \) to 4 improves performance for every possible \( p_\Delta \), it is not the case for \( p_\omega = 4 \) to 8.

Moreover, a given \( p_\Delta p_\omega \) lead to different performance for each different \((p_\Delta, p_\omega)\) couple. In other words, a constant total parallelism level (thus, a constant complexity) does not ensure the same performance. For example, achieving \( p_\Delta p_\omega = 128 \) with \( p_\Delta = 64, p_\omega = 2 \) results in a decade less performance than with \( p_\Delta = 16, p_\omega = 8 \).

Thus, a trade-off is achievable between targeted performance and complexity. For instance, a \( P_{MD} < 10^{-4} \) with \( P_{FA} < 10^{-5} \) can be reach for \( (p_\Delta = 8, p_\omega = 4) \) resulting in a complexity \( p_\Delta p_\omega = 32 \).

Fig. 6. Time slide correlation hardware architecture for a given frequency offset value \( \omega \).

Fig. 7. ROC curve for frame of size \( N = 60, q = 64 \) at SNR of -10 dB for several parallelism levels \( p_\Delta \) and \( p_\omega \).

VI. SOFTWARE IMPLEMENTATION

The main objective of the presented work is to implement a hardware receiver on ASIC/FPGA targets. Currently, the increasing processing performance of software programmable devices such as many-cores, associated easy to use programming model and efficient algorithmic descriptions [18]–[20], made the implementation of high-throughput communication system possible. Software-based implementation could not achieve throughput and energy efficiencies of ASIC/FPGA implementations however they provide flexibility, scalability and enables rapid prototyping. Consequently, to evaluate the proposed detection techniques a software based implementation was first released. Even if software implementation results could not clearly predict hardware implementation characteristics, it could provide trends and validate the behavior of the proposed techniques.

A multi-core system has been used for benchmarking. It is composed of a dual socket Intel Xeon Gold 6148 CPU with 256 GB of RAM memory. Each Xeon processor is composed of 20 physical processor cores that share a 28160KB L3 cache memory. The working frequency is 2.60 GHz but the turbo-boost feature enables cores to run up to 3.70 GHz when the power dissipation constraint is met. This platform was selected for benchmarking purpose because system receiver is not required to be low-power, and may not be a battery constrained system like the emitter.

The communication system was developed in C++11 language. The FFT based correlation implementation use the well-known deeply optimized FFTW3 library [21]. At the opposite the time sliding correlation method is implemented thanks to handmade C/C++ codes. The sources are written using floating point values in a way that can take advantage of GCC auto-vectorization feature. The throughput at emitter and receiver side was measured using the C++ Chrono API.

The emitter system includes a NB-LDPC encoder, a CCSK mapper and the BPSK modulation. Parameters are the same as previously \((N = 60, q = 64)\) with a NB-LDPC code rate of \( R_c = \frac{1}{3} \). These results in an effective code rate \( R_{eff} = \frac{1}{3} \), calculated given the formula in section II, also visible in Fig. 1.

The measured emitter throughput reach up to 2.6 GChips/s. A such high value is due to the low complexity of encoding and mapping stages. Since CCSK mapping is only a rotation (efficiently done by memory remapping and copy), it is performed without visible cost on the platform. This value, compared with the upcoming transmitter results, highlights the low complexity of the emission process.

At receiver side, the system includes only the CCSK detector. Measured throughputs for different sets are reported in Table I. The throughput depends on the correlation method and the selected parameters. On one hand, executed on a single processor core, the FFT-based detector achieves 0.64 MChips/s when \( p_\Delta = 16 \) and \( p_\omega = 8 \). However, the throughput is improved up to 3.61 MChips/s by dedicating one processor core for each \( p_\Delta \) filter (MT FFT in Table I). Doing so does not provide a \( p_\Delta \) speedup since thread synchronization overhead.
on the other hand, the time sliding approach, that provides the best detection performances thanks to $p_\Delta = q$, achieves a decoding throughput of 1.99 MChips/s up to 3.21 MChips/s when on a single processor. Unfortunately, contrary to the FFT method, using multiple cores decreases the performance, task synchronization costing more than it gains.

At this point, FFT method is the most efficient method in terms of throughput for the receiver software implementation due to multi-core execution. These reception chip rates, which reach a few MChips/s, are already similar to those required in the Low-Rate Wireless Networks (LRWN) domain [22]. It makes the software receiver a viable prototype for CCSK modulation evaluation.

These throughput performances should be higher for a hardware receiver implementation. However, the best correlation approach would certainly be different. Indeed, time sliding method seems more hardware friendly. This assertion is supported by the computational complexity comparison of the two methods. These complexity estimations reported in Table II tend to suggest that the hardware implementation of the time sliding approach would be less complex in terms of number of computations and arithmetic operation costs. Indeed, for time sliding estimation, in hardware, it is possible to replace the multiplications by $P_{q(q-1)}$ by an add/sub multiplexer because $P_{q}$ values are $-1$ or $1$ only. So it can be implemented efficiently on ASIC/FPGA targets.

### VII. Conclusion

The paper shows that software detection of QCSP frames is possible at very low SNR (-10 dB) for chip throughput around few MChips/s, compliant with the LRWN context. Two algorithmic contributions are also presented: the normalization of the correlation function that is mandatory when the channel gain varies and an efficient alternative to the frequency correlation in the form of the time sliding correlation. In the future, the work will be extended in several directions. First, floating-point arithmetic will be replaced by fixed-point operations in the software implementation to improve the throughput. Then, high level synthesis will be used to migrate the QCSP frame detector to an FPGA to allow real-time transmission.

### TABLE I

<table>
<thead>
<tr>
<th>Method</th>
<th>$p_\Delta$</th>
<th>$p_\omega$</th>
<th>Chip Rate</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFT</td>
<td>8</td>
<td>4</td>
<td>2.14 MChips/s</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1.26</td>
<td>MChips/s</td>
</tr>
<tr>
<td>MT FFT</td>
<td>8</td>
<td>4</td>
<td>0.64 MChips/s</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>4.38</td>
<td>MChips/s</td>
</tr>
<tr>
<td>Time Sliding</td>
<td>64</td>
<td>4</td>
<td>3.21 MChips/s</td>
</tr>
<tr>
<td></td>
<td>8</td>
<td>1.99</td>
<td>MChips/s</td>
</tr>
</tbody>
</table>

### TABLE II

<table>
<thead>
<tr>
<th>Method</th>
<th>Add</th>
<th>Multiply</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFT</td>
<td>$p_\omega p_\Delta 2q \log_2(q)$</td>
<td>$p_\omega p_\Delta q (\log_2(q) + 2)$</td>
</tr>
<tr>
<td>Time Sliding (Algorithm)</td>
<td>$p_\omega q (1 + q)$</td>
<td>$p_\omega q^2$</td>
</tr>
<tr>
<td>Time Sliding (Hardware)</td>
<td>$p_\omega q (1 + q)$</td>
<td>$p_\omega q$</td>
</tr>
</tbody>
</table>

### REFERENCES