

Modeling and ZVS Constraints of the Hybrid LLC Resonant Converter for MHz Level Operation

Lingeshwaren Sobrayen, Patrick Dehem, Charif Karimi, Tanguy Phulpin,
Daniel Sadarnac

▶ To cite this version:

Lingeshwaren Sobrayen, Patrick Dehem, Charif Karimi, Tanguy Phulpin, Daniel Sadarnac. Modeling and ZVS Constraints of the Hybrid LLC Resonant Converter for MHz Level Operation. ECCE, Oct 2021, Vancouver (virtual), Canada. hal-03403889

HAL Id: hal-03403889

https://hal.science/hal-03403889

Submitted on 26 Oct 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Modeling and ZVS Constraints of the Hybrid LLC Resonant Converter for MHz Level Operation

Lingeshwaren Sobrayen*†‡, Patrick Dehem‡, Charif Karimi*†, Tanguy Phulpin*† and Daniel Sadarnac*†
*Université Paris-Saclay, CentraleSupélec, CNRS, Laboratoire de Génie Electrique et Electronique de Paris,
91192 Gif-sur-Yvette, France

[†]Sorbonne Université, CNRS, Laboratoire de Génie Electrique et Electronique de Paris, 75252 Paris, France [‡]EnerSys S.A.R.L., Rue A. Fleming – Z.I. EST – CS40962, 62033 Arras, France

Abstract—This paper presents a model of the hybrid LLC converter, emphasizing on deadtime interval dynamics that become too impactful to ignore for preserving model accuracy at MHz-level operation. The time-domain modeling approach is adopted and a new parameter $k_{\rm C}$, defined as the capacitance ratio between the resonant capacitance $C_{\rm r}$ and switch output capacitance $C_{\rm oss}$, is introduced to model the state variables during the transition intervals. The proposed model, validated by PSIM circuit simulation, is used to derive ZVS constraints of the topology, especially for the less frequently addressed upper deadtime limit to prevent an eventual $C_{\rm oss}$ recharge, due to an early resonant current reversal. The ZVS limits proposed are validated on a 500W, 400V/18-36V GaN-based experimental prototype at 500kHz.

I. INTRODUCTION

The LLC resonant converter [1] (Fig. 1(a)) is today a firmly established topology for high frequency dc-dc conversion due to simple circuit structure, capacitive output filter, full range soft switching ability, natural suitability for magnetic integration and low electromagnetic interference.

While the converter shows outstanding performance in narrow range designs such as DCX transformers for datacentre applications [2] where it operates close to its series resonant frequency $f_{\rm r}$, in wide range applications such as PV microinverters, power supplies and battery chargers wherein a large switching frequency deviation from f_r is demanded, the performance of the converter rapidly degrades. Operation higher than f_r to reach a lower voltage conversion gain M puts higher stress on gate drivers, causes high turn-off device losses, entails ZCS loss of secondary side diodes along with associated reverse recovery issues, and confronts the converter to light load regulation problems due to the diode junction capacitances. Higher gain objectives, on the other side, calling for operation lower than $f_{\rm r}$, leads to increasing circulating currents and a larger transformer core size that needs to be designed for the lowest switching frequency.

Amongst numerous solutions proposed to adapt the LLC converter for wide range applications [3], the hybrid LLC converter concept (Fig. 1(b)) introduced in [4] and developed in [5]–[7] shows remarkable effectiveness for $\times 2$ voltage conversion gains, with the addition of only two auxiliary switches to the LLC base topology. This gives the primary driving bridge the ability to alternate between a full-bridge and a half bridge within the same switching period, applying




Fig. 1. (a) The LLC resonant converter, controlled by switching frequency variation (b) The hybrid LLC resonant converter, a resonant topology controlled by PWM at a fixed switching frequency

either $V_{\rm in}$ or $V_{\rm in}/2$ to the resonant tank, as illustrated by the two-level step $v_{\rm h1}$ waveform in Fig. 2. Voltage regulation is realized at a fixed switching frequency by the duty cycle D control of the full-bridge usage over half a switching period. For D=0 and D=1 when a single voltage level is used, the resonant current $i_{\rm Lr}$ and magnetizing current $i_{\rm Lm}$ are purely sinusoidal and triangular respectively, while in between these two extreme operating points, the tank currents take the more general profiles also shown in Fig. 2, similar to a conventional LLC converter operating in the boost region, except for an additional segment in $i_{\rm Lr}$.

While preserving the advantages of the LLC converter, the hybrid version features a step-down characteristic which halves the required transformer turns ratio, for the same input and output voltage specifications. A voltage conversion gain $M \in [1\ 2]$ for a regular LLC converter maps onto $M \in [0.5\ 1]$ for the hybrid LLC converter, a range which the converter can cover irrespective of the inductance ratio $k_{\rm L} = L_{\rm m}/L_{\rm r}$ and the quality factor, Q of the resonant tank. With the magnetizing inductor $L_{\rm m}$ no longer relied upon for boosting action, higher values of $k_{\rm L}$ can be designed based solely on the ZVS constraints of primary active switches, which





Fig. 2. Key waveforms of the hybrid LLC converter: Gating signals S_1 - S_6 , primary bridge voltage $v_{\rm h1}$, resonant inductor current $i_{\rm Lr}$ and magnetizing inductor current $i_{\rm Lm}$

combined with higher values of tank characteristic impedance $Z_{\rm o} = \sqrt{L_{\rm r}/C_{\rm r}}$ leads to reduced rms currents in the converter.

Operation at fixed resonant frequency is particularly attractive for MHz level switching objectives, allowing the transformer, resonant tank, and filters all to be optimized at a single operating frequency across a $\times 2$ gain range. At high frequencies though, in this converter the set of values of $Z_{\rm o}$ and $k_{\rm L}$ that can cause a current reversal before the end of the deadtime interval is broader. This is illustrated in Fig. 3 with typical resonant tank current $i_{\rm Lr}$ waveforms of the converter for two frequencies: $f_{\rm s}$ and $2f_{\rm s}$, with same $Z_{\rm o}$ and $k_{\rm L}$ designed values, for same peak and rms current levels. At higher frequency, there is more possibility for the zero crossing of $i_{\rm Lr}$ to occur before the gating signal of $S_{\rm 1}$ is applied if the deadtime is oversized, causing a recharge of its output capacitance and a missed opportunity for complete ZVS.

Deadtime intervals are generally reduced for higher frequency designs but even for GaN devices, manufacturers recommend a minimum limit of 50-100ns for 650V devices [8] with regards to driver delay skew and PCB stray inductances. For MHz-level operation, even a minimum of 50ns deadtime could be too long for an incorrectly designed resonant tank. An accurate model of the converter is hence important for proper design of the resonant tank and deadtime. The timedomain model proposed in [4], although significantly more precise than the first harmonic approximation (FHA) approach, ignores deadtime intervals in the analysis and therefore loses accuracy in the high frequency range, when the deadtime to switching period ratio becomes non-negligible. Some previous studies related to ZVS constraints at high frequency can be found in [9], [10] but they are applicable only to the conventional half-bridge LLC and use the less accurate FHA



(b) Fig. 3. (a) Typical resonant current waveform of frequencies $f_{\rm s}$ and $2f_{\rm s}$ (b) Zoomed: zero crossings of $f_{\rm s}$ - and $2f_{\rm s}$ -resonant waveforms for same deadtime

approach.

This paper presents an analysis that considers state variables evolution during transition intervals leading to a more accurate model for the hybrid LLC topology. The model can be used to predict the currents and voltages of interest even at high frequencies, based on which ZVS boundaries are derived to aid design and control. The paper is organized as follows: Section II describes the converter operation around half a switching period with deadtime dynamics and ZVS timing considerations explained. Section III presents the time-domain model of the converter and ZVS limits, verified in Section IV by simulation and in Section V experimentally.

II. CONVERTER OPERATION

A. Modulation

The modulation scheme consists of three complementary switch pairs as shown in Fig. 2: $S_1(\overline{S_2})$, $S_3(\overline{S_5})$ and $S_4(\overline{S_6})$, controlled at a fixed switching frequency f_s , such that a two-level voltage waveform v_{h1} can be applied by the primary bridge to the resonant tank. S_1 and S_2 have a fixed duty ratio of 0.5. S_4 is controlled at a particular duty ratio and its rising edge is synchronized with that of S_1 . S_4 conduction interval represents full-bridge mode of operation while its complementary switch S_6 conduction interval represents half-bridge mode of operation during a positive half cycle. Opposite phase complementary switches S_3 and S_5 are controlled in a similar fashion, synchronized with S_2 for conduction during the negative half period.

B. Normalization

Voltages, time, currents and frequency are normalized using the following bases: $V_{\rm base}=V_{\rm in},~t_{\rm base}=\theta/\omega_{\rm r},~I_{\rm base}=V_{\rm in}/Z_{\rm o}$ and $f_{\rm base}=f_{\rm r}$, where $V_{\rm in}$ is the converter input

dc bus voltage, $\omega_{\rm r}=1/\sqrt{L_{\rm r}C_{\rm r}}$ is the resonant tank angular frequency, $Z_{\rm o}=\sqrt{L_{\rm r}/C_{\rm r}}$ is the resonant tank characteristic impedance and $f_{\rm r}=\omega_{\rm r}/2\pi$ is the resonant tank frequency.

C. Circuit intervals

- 1) Interval 0^- ($t < t_0'$) [see Fig. 4(a) and Fig. 6]: Before t_0' , the converter operates in half bridge mode, reaching the end of the negative half switching period, with switches S_2 , S_5 and S_6 conducting. The converter is in LLC resonance, whereby the secondary side is disconnected from the primary side because of insufficient voltage developed across the magnetizing inductor voltage $v_{\rm Lm}$ to forward bias the output side diodes D_2 and D_3 . L_m hence participates in resonance, and the resonant current $i_{\rm Lr}$, equal to the magnetizing current $i_{\rm Lm}$, is negative.
- 2) Interval 0 ($t'_0 \le t < t_0$) [see Fig. 4(b) and Fig. 6]: At t'_0 , switches S_2 and S_6 are turned off. Charges on the switch output capacitances $C_{\mathrm{oss1}} C_{\mathrm{oss6}}$ of the switch network $S_1 S_6$ start to redistribute themselves with the aid of the magnetizing current:
- i) $C_{\rm oss1}$ starts discharging from $V_{\rm in}$ to 0; ii) $C_{\rm oss2}$ starts charging from 0 to $V_{\rm in}$; iii) $C_{\rm oss3}$ starts charging from $V_{\rm in}/2$ to $V_{\rm in}$; iv) $C_{\rm oss4}$ starts discharging from $V_{\rm in}/2$ to 0; v) $C_{\rm oss5}$ remains discharged as S_5 is kept on; vi) $C_{\rm oss6}$ starts charging from 0 to $V_{\rm in}/2$. The primary bridge voltage $v_{\rm h1}$ starts inverting its polarity from $-V_{\rm in}/2$ to $V_{\rm in}$ and the magnetizing inductor $L_{\rm m}$, part of a resonant tank being subjected to a linearly increasing excitation voltage $v_{\rm h1}$, sees its voltage $v_{\rm Lm}$ rising as well.
- 3) Interval 1 ($t_0 \le t < t_1$) [see Fig. 5(a) and Fig. 6]: At t_0 , $v_{\rm Lm}$ reaches the reflected output voltage nV_0 , forward biasing diodes D_1 and D_4 to re-establish connection of the circuit's secondary. The normalized time duration from S_2/S_6 turn-off and L_m leaving resonance and getting clamped to nV_o is defined as the clamping time θ_{clamp} . A further time interval $(\alpha_1 < \theta < \alpha_3)$ as shown in the $v_{\rm Lm}$ axis of Fig. 6(b) is required to fully discharge output capacitances of incoming switches S_1 and S_4 , defined as the discharge time θ_{disch} . From this instant, body diodes of both S_1 and S_4 conduct the negative resonant current which marks the onset of the window of opportunity for full ZVS that ends at $\theta = \alpha_5$ at the zero current crossing of i_{Lr} ; this interval is defined as the zero current crossing duration θ_{zc} . The normalized resonant inductor current $i_{\rm Lr}$, resonant capacitor voltage $v_{\rm Cr}$, magnetizing current $i_{
 m Lm}$ and magnetizing voltage $v_{
 m Lm}$ are given by

$$i_{\rm Lr}(\theta) = i_{\rm Lr}(0)\cos\theta + [1 - M - v_{\rm Cr}(0)]\sin\theta$$
 (1a)

$$v_{\rm Cr}(\theta) = 1 - M - [1 - M - v_{\rm Cr}(0)] \cos \theta$$

$$+i_{\rm Lr}(0)\sin\theta$$
 (1b)

$$i_{\rm Lm}(\theta) = i_{\rm Lr}(0) + M\theta/k_{\rm L} \tag{1c}$$

$$v_{\rm Lm}(\theta) = M \tag{1d}$$

where $M=nV_{\rm o}/V_{\rm in}$ is the normalized output voltage or conversion gain of the converter. A small approximation is made at the beginning of the interval whereby the resonant tank input voltage $v_{\rm h1}$ is assumed to have already reached its

final voltage of $V_{\rm in}$ as from $\theta=\alpha_1$ instead of slightly later at $\theta=\alpha_3$.

4) Interval 2 ($t_1 \le t < t_2$) [see Fig. 5(b) and Fig. 6(a)]: At $t=t_1$, gating signal of S_4 is removed. Charges of switch output capacitances $C_{\rm oss3}-C_{\rm oss6}$ of the T-type leg start to redistribute themselves with the aid of the positive resonant tank current: 1) $C_{\rm oss3}$ starts discharging from $V_{\rm in}$ to $V_{\rm in}/2$; 2) $C_{\rm oss4}$ starts charging from 0 to $V_{\rm in}/2$; 3) $C_{\rm oss5}$ is unaffected and remains uncharged as S_5 is kept on; 4) $C_{\rm oss6}$ starts discharging from $V_{\rm in}/2$ to 0. Its body diode starts conducting hereafter, preparing for its ZVS turn-on. The resonant tank normalized currents and voltages are now given by

$$i_{\rm Lr}(\theta) = [1 + (1/3)k_{\rm C}]i_{\rm Lr}(\theta_1)\cos(\theta - \theta_1) + [1 - M - v_{\rm Cr}(\theta_1)]\sin(\theta - \theta_1) - (1/3)k_{\rm C}i_{\rm Lr}(\theta - \theta_1)$$
(2a)
$$v_{\rm Cr}(\theta) = 1 - [1 - M - v_{\rm Cr}(\theta_1)]\cos(\theta - \theta_1)$$

+[1 + (1/3)
$$k_{\rm C}$$
] $i_{\rm Lr}(\theta_1)\sin(\theta - \theta_1)$
-(1/3) $k_{\rm C}i_{\rm Lr}(\theta - \theta_1)$ (2b)

$$i_{\rm Lm}(\theta) = i_{\rm Lr}(0) + M\theta/k_{\rm L} \tag{2c}$$


$$v_{\rm Lm}(\theta) = M \tag{2d}$$

where $k_{\rm C}$ is the resonant capacitance to switch output capacitance ratio is given by


$$k_{\rm C} = \frac{C_{\rm r}}{C_{\rm oss}} \tag{3}$$

A charge equivalent $C_{\rm oss}$ is assumed for the three active capacitances to model their $V_{\rm in}/2$ voltage swings, driven by the positive resonant current $i_{\rm Lr}(\theta_1)$ considered constant during this very short interval.

This interval marks the end of operation in full-bridge mode at $\theta = \theta_2$, based on which the duty ratio of the converter is defined as $D = \theta_2/\pi \approx \theta_1/\pi$.




(a) Interval 0: $t < t'_0$



(b) Interval 0^- : $t'_0 \leqslant t < t_0$

Fig. 4. Pre-analysis converter equivalent switching states transitioning from a negative to a positive half cycle



current flowing in its body diode is transferred to the MOSFET channel that starts conducting in synchronous rectification mode. The converter operates in half-bridge mode, with the remove the MOSFET Fig. 6. (a) Converter modulation signals and waveforms around a positive half cycle and (b) Zoomed: voltage and current transitions during deadtime period $0' \le \theta < \theta_{\rm dt}$

(4a)

resonant tank being excited by half of the dc bus voltage. The resonant tank normalized currents and voltages are now given

 $+[0.5-M-v_{\mathrm{Cr}}(\theta_2)]\sin(\theta-\theta_2)$

 $i_{\rm Lr}(\theta) = i_{\rm Lr}(\theta_2)\cos(\theta - \theta_2)$

by

$$v_{\rm Cr}(\theta) = 0.5 - M - [0.5 - M - v_{\rm Cr}(\theta_2)] \cos(\theta - \theta_2) + i_{\rm Lr}(\theta_2) \sin(\theta - \theta_2)$$

$$i_{\rm Lm}(\theta) = i_{\rm Lr}(0) + M\theta/k_{\rm L}$$
(4c)

(4d) normalized currents and voltages given by:

6) Interval 4 ($t_3 \le t < t_4$) [see Fig. 5(d) and Fig. 6(a)]: At $t=t_3$, the resonant current $i_{\rm Lr}$ becomes equal to the magnetizing current $i_{\rm Lm}$, which marks the transition from LC resonance to LLC resonance, with the circuit's secondary getting disconnected from the primary. This circuit interval is symmetrical to interval 0^- . The resonant tank normalized currents and voltages given by:

$$\begin{split} i_{\rm Lr}(\theta) &= i_{\rm Lr}(\theta_3) k_{\rm L}' \cos(k_{\rm L}'(\theta-\theta_3) \\ &+ [0.5 - v_{\rm Cr}(\theta_3)] k_{\rm L}' \sin(k_{\rm L}'(\theta-\theta_3)) \\ v_{\rm Cr}(\theta) &= 0.5 - [0.5 - v_{\rm Cr}(\theta_3)] \cos(k_{\rm L}'(\theta-\theta_3)) \\ &+ (1/k_{\rm L}') i_{\rm Lr}(\theta_3) \sin(k_{\rm L}'(\theta-\theta_3)) \\ i_{\rm Lm}(\theta) &= i_{\rm Lr}(\theta) \\ v_{\rm Lm}(\theta) &= [k_{\rm L}/(k_{\rm L}+1] \{ [0.5 - v_{\rm Cr}(\theta_3)] \cos(k_{\rm L}'(\theta-\theta_3)) \\ &- i_{\rm Lr}(\theta_3) (1/k_{\rm L}') \sin(k_{\rm L}'(\theta-\theta_3)) \} \end{split} \tag{5a}$$

where $k'_{\rm L} = 1/\sqrt{1 + k_{\rm L}}$

7) Interval 5 ($t_4 \leqslant t < t_5$) [see Fig. 5(e) and Fig. 6(a)]: At t_4 , switches S_1 and S_5 are turned off. Charges on the switch output capacitances $C_{\mathrm{oss}1} - C_{\mathrm{oss}6}$ of the switch network $S_1 - S_6$ start to redistribute themselves with the aid of the magnetizing current:

i) $C_{\rm oss1}$ starts charging from 0 to $V_{\rm in}$; ii) $C_{\rm oss2}$ starts discharging from $V_{\rm in}$ to 0; iii) $C_{\rm oss3}$ starts discharging from $V_{\rm in}/2$ to 0; iv) $C_{\rm oss4}$ starts charging from $V_{\rm in}/2$ to $V_{\rm in}$; vi) $C_{\rm oss5}$ starts charging from 0 to $V_{\rm in}/2$. vi) $C_{\rm oss6}$ remains discharged as S_6 is kept on; The primary bridge voltage $v_{\rm h1}$ starts inverting its polarity from $V_{\rm in}/2$ to $-V_{\rm in}$ and the magnetizing inductor $L_{\rm m}$, part of a resonant tank being subjected to a linearly decreasing excitation voltage $v_{\rm h1}$, sees its voltage $v_{\rm Lm}$ falling as well. This interval is symmetrical to interval 0. The resonant tank

$$i_{Lr}(\theta) = (1 + (5/6)k_{C})i_{Lr}(\theta_{4})\cos(k'_{L}(\theta - \theta_{4})) + [0.5 - v_{Cr}(\theta_{4})]k'_{L}\sin(k'_{L}(\theta - \theta_{4})) - (5/6)k_{C}i_{Lr}(\theta - \theta_{4})$$
(6a)

$$v_{Cr}(\theta) = 0.5 - [0.5 - v_{Cr}(\theta_{4})]\cos(\theta - \theta_{4}) + (1 + (5/6)k_{C})i_{Lr}(\theta_{4})(1/k'_{L})\sin(k'_{L}(\theta - \theta_{4})) - (5/6)k_{C}i_{Lr}(\theta - \theta_{4})$$
(6b)

$$i_{Lm}(\theta) = i_{Lr}(\theta)$$
(6c)

$$v_{Lm}(\theta) = [k_{L}/(k_{L} + 1]\{[0.5 - v_{Cr}(\theta_{4})]\cos(k'_{L}(\theta - \theta_{4})) - (1 + (5/6)k_{C})i_{Lr}(\theta_{4})(1/k'_{L})$$

$$\cdot \sin(k'_{L}(\theta - \theta_{4}))\}$$
(6d)

The magnetizing current responsible for charging and discharging the capacitances of the switch network is considered constant at $i_{\rm Lr}(\theta_4)$ during this interval — this is a fair assumption especially in the case of the hybrid LLC converter where the $L_{\rm m}/L_{\rm r}$ ratio is high.

III. MODEL DERIVATION

By imposing continuity conditions on the resonant tank quantities $i_{\rm Lr}, v_{\rm Cr}$ and $i_{\rm Lm}$ described by the piecewise nonlinear segments (1)-(6), intermediate variables can be eliminated to advance to a model of the converter. To simplify the formulation, the minor deadtime interval $t_1 \leqslant t < t_2$ allowed for full bridge to half bridge transition is neglected — this as opposed to the major deadtime interval $t_4 \leqslant t < t_5$ that sees a voltage swing of $3V_{\rm in}/2$ in $v_{\rm h1}$, sees only a $V_{\rm in}/2$ change. This smaller voltage movement is moreover ensured by the peak resonant current which allows a quick transition compared to the major deadtime interval that involves the magnetizing current purposefully kept low for minimizing turn-off losses.

$$i_{Lr}(0) + i_{Lr}(\theta_4) \cos(k'_L(\pi - \theta_4)) + [0.5 - v_{Cr}(\theta_4)]k'_L \sin(k'_L(\pi - \theta_4)) + (5/6)i_{Lr}(\theta_4)k_C[\cos(k'_L(\pi - \theta_4)) - 1] = 0$$
 (9a)
$$v_{Cr}(0) + 0.5 - [0.5 - v_{Cr}(\theta_4)] \cos(k'_L(\pi - \theta_4)) + i_{Lr}(\theta_4)(1/k'_L) \sin(k'_L(\pi - \theta_4)) + (5/6)i_{Lr}(\theta_4)k_C[(1/k'_L)\sin(k'_L(\pi - \theta_4)) - (\pi - \theta_4)] = 0$$
 (9b)
$$M + [k_L/(k_L + 1)]\{[0.5 - v_{Cr}(\theta_4)]\cos(k'_L(\pi - \theta_4)) + i_{Lr}(\theta_4)(1/k'_L)\sin(k'_L(\pi - \theta_4)) + (5/6)i_{Lr}(\theta_4)k_C[(1/k'_L)\sin(k'_L(\pi - \theta_4)) + (5/6)i_{Lr}(\theta_4)k_C[(1/k'_L)\sin(k'_L(\pi - \theta_4))] = 0$$
 (9c)
$$i_{Lr}(\theta_4) - \cos(k'_L(\theta_4 - \theta_3))[i_{Lr}(0)\cos\theta_3 + (1 - M - v_{Cr}(0))\sin\theta_3 - 0.5\sin(\theta_3 - \theta_1)] - k'_L\sin(k'_L(\theta_4 - \theta_3))$$
 (9d)
$$v_{Cr}(\theta_4) - 0.5 + \cos(k'_L(\theta_4 - \theta_3))[M - 0.5\cos(\theta_3 - \theta_1) + (1 - M - v_{Cr}(0))\cos\theta_3 - i_{Lr}(0)\sin\theta_3]$$
 (9d)
$$v_{Cr}(\theta_4) - 0.5 + \cos(k'_L(\theta_4 - \theta_3))[M - 0.5\cos(\theta_3 - \theta_1) + (1 - M - v_{Cr}(0))\sin\theta_3 - 0.5\sin(\theta_3 - \theta_1)] = 0$$
 (9e)
$$i_{Lr}(0)(\cos\theta_3 - 1) + [1 - M - v_{Cr}(0)]\sin\theta_3 - 0.5\sin(\theta_3 - \theta_1) - M\theta_3/k_L = 0$$
 (9f)
$$[1 - M - v_{Cr}(0)](1 - \cos\theta_3) + 0.5[\cos(\theta_3 - \theta_1) - 1] + i_{Lr}(0)[\sin\theta_3 - \theta_3] - M\theta_3^2/2k_L - 8MQ/\pi = 0$$
 (9g)

Formulation

Based on the development of the resonant tank state variables from (1)-(4), and applying half-wave symmetry condition

$$i_{\rm Lr}(\pi) = -i_{\rm Lr}(0) \tag{7a}$$

$$v_{\rm Cr}(\pi) = -v_{\rm Cr}(0) \tag{7b}$$

tank currents equivalence at $\theta = \theta_3$

$$i_{\rm Lr}(\theta_3) = i_{\rm Lm}(\theta_3)$$
 (7c)

magnetizing inductor voltage clamping at half period

$$v_{\rm Lm}(\pi) = -M \tag{7d}$$

power transfer equivalence over half period

$$\frac{1}{\pi} \int_0^{\pi} \left(i_{\rm Lr}(\theta) - i_{\rm Lm}(\theta) \right) d\theta = I_o = \frac{8MQ}{\pi^2}$$
 (7e)

where the quality factor Q is given by

$$Q = \frac{\pi^2 Z_{\rm o}}{8n^2 R_{\rm o}} = \frac{\pi^2}{8} \frac{I_{\rm o}}{V_{\rm o}} \frac{1}{n^2} Z_{\rm o} = \frac{\pi^2}{8} \frac{P_{\rm o}}{(nV_{\rm o})^2} Z_{\rm o}$$
 (8)

the time domain model of the converter can be derived as as in (1).

ZVS constraints

Based on the model, deadtime boundaries for ZVS realization are derived as in (3):

$$\theta_{\rm disch} < \theta_{\rm dt} < \theta_{\rm clamp} + \theta_{\rm zc}$$
 (9a)

where

$$\theta_{\rm disch} = 2 \frac{i_{\rm Lr}(\theta_4)}{k_{\rm C}}$$
 (9b)

$$\theta_{\text{clamp}} = \pi - \theta_4 \tag{9c}$$

$$\theta_{\text{disch}} = 2 \frac{i_{\text{Lr}}(\theta_4)}{k_{\text{C}}}$$
(9b)

$$\theta_{\text{clamp}} = \pi - \theta_4$$
(9c)

$$\theta_{\text{zc}} = \tan^{-1} \left[\frac{i_{\text{Lr}}(0)}{1 - M - v_{\text{Cr}}(0)} \right]$$
(9d)

The lower limit relates to the complete discharge of output capacitances of incoming switches and the upper limit avoids their recharge due to an early resonant current reversal.

IV. MODEL VALIDATION BY SIMULATION

The accuracy of the proposed model is validated against PSIM simulation of a hybrid LLC converter for $V_{\rm in} = 400 \text{V}$, $V_{\rm o}=18-36{\rm V},\,P_{\rm o}=1{\rm kW}$ and $f_{\rm s}=1{\rm MHz}.$ Circuit parameters




Fig. 7. Comparison of resonant tank quantities model predictions compared with PSIM simulations and LF model in [4] over half switching period for (a) resonant current i_{Lr} (b) resonant voltage v_{Cr} (c) magnetizing current i_{Lm} and (d) magnetizing voltage v_{Lm}

are as follow: $L_{\rm r}=3.18\mu{\rm H},~L_{\rm m}=22.3\mu{\rm H},~C_{\rm r}=7.96{\rm nF},~C_{\rm oss}=150{\rm pF},~Z_{\rm o}=20\Omega,~k_{\rm L}=6,~k_{\rm C}=18.8,~n=11.1.$

The circuit is simulated at a fixed 1-ns time step and allowed to reach steady-state before results of the resonant current, resonant capacitor voltage, magnetizing current and magnetizing voltage are exported into MATLAB for benchmarking. Datapoints over half a cycle for i_{h1} , v_{Cr} , i_{Lm} and v_{Lm} are plotted in Fig. 7 at $V_{\rm o}=27{\rm V}$. For further comparison, the model proposed in [4] herein referred to as a low frequency (LF) model is also solved and plotted for the same design parameters and operating point. It can be observed that the LF model shows poor accuracy at this frequency level, whereas the proposed model is able to track simulation curves fairly accurately. The model shows equally good agreement with simulation results across the entire output voltage range and load range. The small discrepancy that exists are due to some simplifying assumptions made to preserve model simplicity. These assumptions could be either addressed for a perfect model fit, but for all practical design purposes, the presented model is sufficiently accurate.

V. EXPERIMENTAL VALIDATION


The ZVS limits derived from the proposed model, are verified on a 400V/18-36V GaN-based prototype at 500kHz/500W. The primary bridge is built with GS66506T GaN HEMTs, that based on experimental measurements, show a lumped equivalent $C_{\rm oss}$ of 210pF for a 400V $v_{\rm ds}$ swing, that also takes into account the PCB stray and transformer interwinding capacitances. Circuit parameters are as follow: $L_{\rm r}=9.2\mu{\rm H},~L_{\rm m}=72.6\mu{\rm H},~C_{\rm r}=11{\rm nF},~C_{\rm oss}=210{\rm pF},~f_{\rm r}=500{\rm kHz},~Z_{\rm o}=28.9\Omega,~k_{\rm L}=7.9,~k_{\rm C}=52.4,~n=11.1.$


Experimental waveforms for gating signals v_{gs1} and v_{gs2} of switches S_1 and S_2 respectively, S_1 drain-to-source voltage $v_{\rm ds1}$, and resonant current $i_{\rm Lr}$ are shown in Fig. 8, to illustrate full ZVS realization attempts of S_1 for three deadtime design cases. When $t_{dead} = 80$ ns (Fig. 8(a)), the discharge of the S_1 output capacitance is incomplete causing a quasi-ZVS situation that contributes to switching losses, gate ringing, EMI and in some extreme cases cause a gate failure if the 10V maximum $v_{\rm gs}$ absolute rating is crossed due to a subotptimally laid out GaN PCB. On the other hand if t_{dead} is oversized at 180ns (Fig. 8(b)), after the zero crossing of i_{Lr} at 150ns, the reverse current recharges back the output capacitance of S_1 and the full ZVS opportunity is lost, causing the same issues associated with a partial ZVS. Finally if $t_{\rm dead}$ = 120ns (Fig. 8(c)), the output capacitance of S_1 is completely discharged and the resonant current is comfortably above zero before its gating signal is applied.

At this operating point and the design parameters, the model predicts a $C_{\rm oss}$ discharge time of 106ns and an $i_{\rm Lr}$ zero current crossing time of 140ns, compared to measured times of 110ns and 150ns respectively.

VI. CONCLUSION

A time-domain model of the recently proposed hybrid LLC resonant converter is presented, where the major deadtime








Fig. 8. Oscillographs of ZVS attempts made on a 500kHz/500W GaN prototype at $V_{\rm in}$ = 400V, $P_{\rm o}$ = 500W and $V_{\rm o}$ = 27V — for three deadtime design cases (a) incomplete ZVS due to insufficient time allowed for $C_{\rm oss1}$ discharge (b) missed complete ZVS opportunity due to early current reversal and (c) complete ZVS realization with $t_{\rm dead}$ within ZVS boundaries of proposed model

interval dynamics that become impactful at high frequencies are considered. The model shows good agreement with circuit simulation data in terms of key characterizing waveforms of the topology as well as in predicting the switch $C_{\rm oss}$ discharge, magnetizing inductor clamping, and zero-current crossing times. ZVS constraints relying on these quantities,

are experimentally verified on a 500kHz/500W GaN prototype. The model proposed can be further improved by factoring in non-linear $C_{\rm oss}$ effects and other circuit parasitic elements, but in light of the experimental runs conducted, is deemed a right balance between model complexity/solvability and useful ZVS predictions.

REFERENCES

- [1] B. Yang, F. C. Lee, A. Zhang, and G. Huang, "Llc resonant converter for front end dc/dc conversion," in APEC. Seventeenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No. 02CH37335), vol. 2, pp. 1108–1112. IEEE, 2002.
- [2] M. H. Ahmed, M. A. de Rooij, and J. Wang, "High-power density, 900-w llc converters for servers using gan fets: Toward greater efficiency and power density in 48 v to 6\/12 v converters," *IEEE Power Electronics Magazine*, vol. 6, no. 1, pp. 40–47, 2019.
- [3] Q. Cao, Z. Li, and H. Wang, "Wide voltage gain range llc dc/dc topologies: State-of-the-art," in 2018 International Power Electronics Conference (IPEC-Niigata 2018-ECCE Asia), pp. 100–107. IEEE, 2018
- [4] X. Sun, X. Li, Y. Shen, B. Wang, and X. Guo, "Dual-bridge llc resonant converter with fixed-frequency pwm control for wide input applications," *IEEE Transactions on Power Electronics*, vol. 32, no. 1, pp. 69–80, 2016.

- [5] Y. Shen, H. Wang, A. Al-Durra, Z. Qin, and F. Blaabjerg, "A structure-reconfigurable series resonant dc-dc converter with wide-input and configurable-output voltages," *IEEE Transactions on Industry Applications*, vol. 55, no. 2, pp. 1752–1764, 2018.
- [6] Y. Shen, H. Wang, A. Al-Durra, Z. Qin, and F. Blaabjerg, "A bidirectional resonant dc-dc converter suitable for wide voltage gain range," IEEE Transactions on Power Electronics, vol. 33, no. 4, pp. 2957–2975, 2017.
- [7] Y. Shen, H. Wang, Z. Shen, Y. Yang, and F. Blaabjerg, "A 1-mhz series resonant dc-dc converter with a dual-mode rectifier for pv microinverters," *IEEE Transactions on Power Electronics*, vol. 34, no. 7, pp. 6544–6564, 2018.
- [8] G. A. Guide, "Design with gan enhancement mode hemt," *GaN Systems Inc., Ottawa, Ontario, Canada, Apr*, vol. 12, 2018.
- [9] R. Ren, B. Liu, E. A. Jones, F. Wang, Z. Zhang, and D. Costinett, "Accurate zvs boundary in high switching frequency llc converter," in 2016 IEEE Energy Conversion Congress and Exposition (ECCE), pp. 1–6. IEEE, 2016.
- [10] W. Qin, L. Zhang, and X. Wu, "Re-examination of zvs condition for mhz IIc converter operating at resonant frequency," in 2018 IEEE International Power Electronics and Application Conference and Exposition (PEAC), pp. 1–4. IEEE, 2018.