

# Search for copper diffusion at hybrid bonding interface through chemical and electrical characterizations

Joris Jourdon, Sandrine Lhostis, Stéphane Moreau, Patrick Lamontagne,

Hélène Frémont

# ▶ To cite this version:

Joris Jourdon, Sandrine Lhostis, Stéphane Moreau, Patrick Lamontagne, Hélène Frémont. Search for copper diffusion at hybrid bonding interface through chemical and electrical characterizations. Microelectronics Reliability, 2021, pp.114217. 10.1016/j.microrel.2021.114217. hal-03375909

# HAL Id: hal-03375909 https://hal.science/hal-03375909

Submitted on 5 Jan 2024

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution - NonCommercial 4.0 International License

# Search for copper diffusion at hybrid bonding interface through chemical and electrical characterisations

Joris Jourdon<sup>1</sup>, Sandrine Lhostis<sup>1</sup>, Stéphane Moreau<sup>3</sup>, Patrick Lamontagne<sup>1</sup>, and Hélène Frémont<sup>2</sup> <sup>1</sup>STMicroelectronics, Crolles, France, <sup>2</sup>University of Bordeaux, IMS Laboratory, UMR 5218, Talence, France, <sup>3</sup>University of Grenoble Alpes, CEA, LETI, Grenoble, France.

Abstract— Cu/SiO<sub>2</sub> diffusion at hybrid bonding interface without diffusion barrier was investigated in order to validate the electrical insulation of interconnects. The Cu thermal diffusion was studied by ToF-SIMS analysis of the dielectrics stack facing bonding pads after a bonding annealing (400 °C, 2 h) and a diffusion annealing (400 °C, 14 h). No trace of copper was found above the limit of detection 1017 at.cm-3. Cu ions drift was followed by I-V measurements on specially designed combserpentine that maximize the electrical field at bonding interface. Their efficiency was confirmed since physical failure analysis located the dielectric breakdown damage between bonding pads. Breakdown voltages coupled to wafer-to-wafer misalignments enabled the extraction of the SiO<sub>2</sub> breakdown strength: 3.4 MV.cm<sup>-1</sup>. This study proves that at room temperature, hybrid bonding interconnects remain electrically insulated despite thermal budgets involved by the bonding process.

### Keywords—3D integration, hybrid bonding, copper diffusion, ToF-SIMS, voltage breakdown

# 1. INTRODUCTION

3D integration enables the increase in performance and diversification of integrated circuits while limiting their form factor by stacking vertically interconnected dies. Among interconnection technologies, hybrid bonding offers the most aggressive pitch ( $< 1\mu$ m) [1] and scalability. The connection between top and bottom tiers is ensured by copper bonding pads located at bonding interface, surrounded by insulating SiO<sub>2</sub> and connected to the BEOL with vias. Despite the improvement of bonding accuracy [2], the wafer-to-wafer misalignment remains, leading to the creation of a Cu/SiO<sub>2</sub> interface. Without diffusion barrier, Cu can diffuse through SiO<sub>2</sub> to assist dielectric conduction and reduce TDDB lifetime [3].

Wafer bonding is followed by an annealing in order to strengthen bonding interface and enable electrical connection. This step activates thermal diffusion of metal atoms since the diffusivity follows Arrhenius' law [4]. Moreover, the electrical field established between two interconnects triggers ionic copper drift. Both thermal and field-assisted diffusions were evidenced for metal/dielectric interfaces created by Cu deposition on SiO<sub>2</sub> [5] but not by direct bonding.

Some integration uses SiCN barrier at bonding interface to enhance the bonding strength but also prevent diffusion phenomena [6] even if copper thermal diffusion at Cu/SiO<sub>2</sub> bonding interface was not evidenced yet. It is believed that the native cuprous oxide formed on bonding pads prior to bonding acts as a diffusion barrier [7]. However, the Cu<sub>2</sub>O layer can become a source of ionic copper when an electrical field is applied. When the metal-oxygen bond has the same direction as the electrical field it stretches then breaks, releasing a positively charged copper ions free to drift in  $SiO_2$  [8].

This article aims at evaluating thermal and field-assisted diffusion of copper at  $Cu/SiO_2$  bonding interface using chemical and electrical analysis on dedicated test vehicles.

# 2. THERMAL DIFFUSION

## 2.1. Chemical analysis

## 2.1.1. Compatibility of hybrid bonding with ToF-SIMS

Thermal diffusion refers here to atomic diffusion of copper through SiO<sub>2</sub> when subjected to a thermal budget as opposition to ionic drift of charged copper ions when exposed to an electrical field. A simple sample with a large Cu/SiO<sub>2</sub> contact area would be the bonding of fullsheet Cu and SiO<sub>2</sub> wafers. However, such sample is unsuitable for two reasons. Firstly, the Cu/SiO<sub>2</sub> interface is not robust enough to support mandatory steps for sample preparation. Grinding and sawing generate a mechanical stress that could lead to delamination. The bonding energy is weak, about 100 mJ.m<sup>-2</sup>, because the adhesion of oxidized copper and SiO<sub>2</sub> surfaces is ensured by hydrogen bonds. Secondly, patterned copper favors the contact between Cu and SiO<sub>2</sub>. Indeed, Cu and SiO<sub>2</sub> are initially separated by a native Cu<sub>2</sub>O layer. During bonding annealing, the CTE mismatch of Cu and SiO<sub>2</sub> leads to the strain of bonding pads. The resulting thermomechanical stress forces the fracture and the segregation of Cu<sub>2</sub>O layer into nodules [9]. Therefore, SiO<sub>2</sub>/SiO<sub>2</sub> interface is required in order to strengthen bonding interface and triggers the contact of Cu with SiO<sub>2</sub>.

Hybrid bonding integration is robust thanks to SiO<sub>2</sub>/SiO<sub>2</sub> (covalent bonds) and Cu/Cu (metallic bonds) interfaces. The choice of chemical analysis method relies on the integration. For the integration previously reported [10], bonding pads are 3.6  $\mu$ m wide and the maximum of misalignment between top and bottom wafers is 2  $\mu$ m (3 $\sigma$ ). Thus, the chemical analysis must be very local. EDX fulfills this criterion but it is not sensitive enough to detect Cu dispersed in a SiO<sub>2</sub> matrix. For a SiO<sub>2</sub> analysis, monocrystalline Si is taken as a reference (10<sup>22</sup> at.cm<sup>-3</sup>). EDX sensitivity is around 0.1-1 mol% so the limit detectable concentration is 10<sup>19</sup>-10<sup>20</sup> at.cm<sup>-3</sup>. The maximum of solubility of copper is 10<sup>18</sup> at.cm<sup>-3</sup> which is lower than EDX detection threshold. ToF-SIMS can address lower concentrations (10<sup>17</sup> at.cm<sup>-3</sup>), therefore it is appropriate to investigate copper diffusion.

ToF-SIMS requires the abrasion of a  $300 \,\mu\text{m} \times 300 \,\mu\text{m}$  surface, so the preparation of dedicated sample is necessary to characterize the dielectric at bonding interface.



#### 2.1.2. Experimental

The manufacturing process of samples consists in bonding two 300 mm wafers: fullsheet SiO<sub>2</sub> and Cu pattering. The top tier is the stacking SiO<sub>2</sub>/SiN/SiO<sub>2</sub>/SiN/SiO<sub>2</sub> obtained by successive depositions of dielectrics on a silicon substrate (Figure 1). The bottom tier contains two metal levels: metal lines (single damascene) and via + bonding pads (dual damascene). Copper is separated from SiO<sub>2</sub> thanks to a TaN/Ta diffusion barrier. After a dedicated surface preparation, wafer are bonded at room temperature, followed by a 400 °C bonding annealing during 2 h. Thanks to the strong SiO<sub>2</sub>/SiO<sub>2</sub> interface, the silicon substrate of the top wafer can be removed by mechanical and chemical thinning until the first SiN barrier is exposed. Then, the stack is diced into  $10 \text{ mm} \times 10 \text{ mm}$  samples. At this point, reference samples are created, so called because they were exposed to a minimal thermal budget due to the bonding annealing. A part of reference samples undergoes an additional annealing called "diffusion annealing" in order to activate thermal diffusion of copper through SiO2. The temperature of annealing is 400 °C, which is the maximal temperature acceptable for Cu-based integration. The duration of annealing is determined by modeling the thermal diffusion for different coefficients of diffusion, D, found in literature. The surface concentration of Cu at a position x, after a time of annealing t, is given by [11]:

$$\rho(x,t) = \rho_0 \left( 1 - \operatorname{erf}\left(\frac{x}{2\sqrt{Dt}}\right) \right) \tag{1}$$

with  $\rho_0$  the surface concentration of Cu at Cu/SiO<sub>2</sub> interface. A 14 h diffusion annealing enables to observe a change in Cu concentration higher than ToF-SIMS resolution (7 nm per decade) whatever the coefficient of diffusion (Figure 2). The diffusion annealing is achieved by placing some reference samples in an oven under  $N_2$  atmosphere at 400 °C for 14 h.



Figure 2 Theoretical concentration profiles of Cu in  $SiO_2$  for reference (400°C-2h) and diffusion annealing (400°C-16h) samples and various coefficients of diffusion found in the literature [5,12,13].

#### 2.1.3. Results

ToF-SIMS analysis is performed on two samples: reference sample and sample after diffusion annealing. The dielectric multilayer allows a homogeneous abrasion to avoid loss of resolution. Also, it contains no bulk copper that could mask diffused Cu. The area of interest is located between the first SiN barrier (layer #1in Figure 3a) and SiO<sub>2</sub>/Cu interface. The nitrogen and copper concentration profiles for both samples are plotted in Figure 3b. The two SiN barriers are located thanks to the peaks of nitrogen. Concentration profiles of samples with or without diffusion annealing are superimposed which indicates no detectable effect of the diffusion annealing. Moreover, as SiN acts as a diffusion barrier, an accumulation of copper should be visible in the second SiN barrier (layer #3). The concentrations of copper in the first SiN barrier on the surface of samples with or without diffusion annealing, are respectively  $1.82 \times 10^{20}$  and  $1.17 \times 10^{21}$  at.cm<sup>-3</sup>. However, no peak of Cu was found at SiO<sub>2</sub>/SiN interface nor in the second SiN barrier. The copper on surface is probably a contamination during the handling of samples. Thus, there is no copper thermal diffusion or the concentration does not exceed 10<sup>17</sup> at.cm<sup>-3</sup>. Our Electron Energy Loss Spectroscopy (EELS) analysis revealed the presence of a thin layer (~3 nm) of cuprous oxide Cu<sub>2</sub>O at the copper/dielectric interface that most probably acts as a diffusion barrier to copper [14]. In the next section, an electrical field is applied to generate Cu ions and force diffusion through SiO<sub>2</sub>.



Figure 3 (a) Schematic cross section of samples. (b) Superimposition of Cu concentration profiles obtained by Tof-SIMS

analysis of reference (400°C-2h) and diffusion annealing (400°C-16h) samples.

# 2.2. Electrical characterisation

# 2.2.1. Experimental

Electrical measurements are performed on comb-serpentines. The test structures are made compatible with 3D hybrid bonding integration by splitting them into bonding pads connected together by a metal line (Figure 4a). The serpentine and combs are respectively located in top and bottom tiers. Bonding pad are  $1.71\mu$ m wide and are voluntary misaligned from a distance *d* at the comb-serpentine border (Figure 4b). This particular disposition maximizes the Cu/SiO<sub>2</sub> contact area and the electrical field at bonding interface. During the bonding step, misalignment occurs because of the translation, the rotation and the scaling of wafers [15]. The bonding alignment accuracy is 200 nm ( $3\sigma$ ) and the rotation can be considered as null. The distance between combs and serpentine bonding pads is:

$$d = d_0 - \Delta x, \, d_0 = 252 \, nm \tag{2}$$

where  $\Delta x$  is the misalignment along x axis. The bonding is followed by a 400 °C bonding annealing for 2 h.

I-V measurement are performed at wafer level by a semiautomatic prober at 25 °C. A 0-120 V voltage ramp is applied to the serpentine; combs can be either in floating mode or connected to the ground. The currents measured through serpentine and comb are respectively noted  $I_{serp}$  and  $I_{comb}$ . The current compliance is  $10^{-4}$  A.



of comb-serpentine and c) zoom on bonding pads spacing, d.

#### 2.2.2. Result

35 dies were sequentially tested on the same wafer. The current compliance  $(10^{-4} \text{ A})$  was reached for 27 dies. The prober is equipped with a microscope for wafer level visual inspection. Signs of degradation between aluminum pads were evidenced for the 27 dies that reached the compliance. Therefore, the population is split into two parts: dies with or without visible damage.

## 2.2.2.1. Breakdown between aluminium pads

I-V curves of dies that exhibit damages are gathered in Figure 5a. Breakdown voltages range from 107 to 119 V and the

comb-serpentine spacing varies between 147 and 245 nm. Voltage breakdown  $V_{BD}$  plotted as a function of d appears to be constant (Figure 6). This independence of  $V_{BD}$  to misalignment suggests that failure does not occur at the bonding interface. Such hypothesis can be confirmed by performing a physical failure analysis.



Figure 5 Comb-serpentine I-V measurements for various spacing values leading to a) visible or b) invisible damages.



Figure 6 Comb-serpentine breakdown voltage as a function of their spacing.

Figure 7a is a top view of the aluminum pads after a sample preparation which consists in thinning the frontside silicon to remove melted residues. The failure located between pads has a filament shape with extremities positioned in pads' corners. Due to the square geometry of pads, the electrical field is prone to be the highest in corners. The test structure is neither observable by visible nor infrared light because it is covered by a stack of dielectrics and metal layers. OBIRCH analysis

is performed on two test structures in order to reveal potential shorts under the surface (Figure 7b-c). The defect exclusively forms near aluminum pads. Hence, no breakdown occurs in the test structures. However, OBIRCH does not provide any information regarding the position of the failure in the stack. SEM images are used as complementary analysis. Cross sections are performed by focused ion beam (FIB) in one filament (Figure 7d) and in the area revealed by OBIRCH (Figure 7e). The filament corresponds to the melting of the thinned silicon across the entire layer thickness. Closer to the aluminum pad, the melting extends to the top metal line M1. However, hybrid bonding pads are always intact. Morphological analyses confirm that failure occurred on the surface of the top wafer where the spacing between aluminium pads and metal lines is set by a photomask. Therefore, the failure is visible by top view inspection and the voltage breakdown is insensitive to the misalignment. At higher misalignment values, when the distance between bonding pads is smaller than 150 nm, a different type of failure occurs.



Figure 7 a) Top view photography of sample 1 aluminum pads after voltage breakdown. OBIRCH analysis on samples b) 1 and c) 2 shows defects encircled by a black dashed line. FIB-SEM cross section of d) sample 1 filament and e) sample 2 defect area revealed by OBIRCH.

# 2.2.2.2. Breakdown at bonding interface

I-V curves of dies that do not show degradation of aluminium pads are plotted in Figure 5b. Breakdown voltages range from 41 to 117 V and the comb-serpentine spacing varies between 61 and 250 nm. The general trend is that the closer the comb and serpentine, the lower the breakdown voltage. The misalignment reduces the dielectric thickness between the comb and the serpentine. Therefore, dielectric breakdown occurs at lower voltage for the most misaligned test structures. This suggests that the failure occurs at bonding interface, between bonding pads.

When d > 150 nm, I-V characteristics exhibit the same behavior as breakdown between aluminum pads. The leakage current slowly increases from 10<sup>-13</sup> to 10<sup>-10</sup> A, then immediately reaches compliance. When d < 150 nm, and starting at 20 V, the compliance is preceded by a quick increase in leakage current from 10<sup>-12</sup> to 10<sup>-6</sup> A. The two types of electrical signature can be explained by the difference in the conduction mechanism related to the electrical field. At constant voltage, highest electrical fields will be found in the most misaligned test structures. It has been demonstrated that electrical conduction is driven by Schottky emission and Poole-Frenkel for low and high electrical fields respectively [16]. For d > 150 nm, the failure can be indifferently located either at comb-serpentine or at aluminum pad. The first cause is the random behavior of SiO<sub>2</sub> linked to its disordered structure. The second one is the misalignment along the Y axis that changes the test structure geometry, therefore the critical path.

Electrical measurements are followed by failure analysis in order to locate the dielectric breakdown. As seen in Figure 8a, visual inspection shows no evidence of damage. An OBIRCH analysis conducted on the same sample revealed a hot spot which position matches the test structure footprint (Figure 8b). An electrical short could trigger such a signal. FIB-SEM analysis of the spot is performed to identify the nature of the defect and the metal level stressed. Bonding pads are recognizable at their staggered disposition (Figure 8c). The cross section plane is between vias so they are not visible. The comb-serpentine spacing measured on the SEM image is about 30 nm, and 60 nm according to overlay measurements. This deviation can be explained by the angled edge of bonding pads. The etching of bonding pads shapes them as trapezoid so the distances obtained by top view observation differs from the actual distance at bonding interface.



Figure 8 a) Top view photography of a test structure after voltage breakdown. b) OBIRCH analysis locates the defect (dashed circle) within the test structure footprint. c) FIB-SEM cross section of comb-serpentine in defect area revealed by OBIRCH. Black and white arrows respectively indicate lack of copper and short.

The cross section also reveals a metallic filament that links TaN barrier of two bonding pads the at bonding interface, creating a short between the comb and the serpentine. The short happens where the electrical field is maximum. In this area, the two metallic species are Cu and Ta. Cu is prompter than Ta to diffuse in SiO2, especially along interfaces known to be preferential diffusion paths. A lack of copper is visible both sides of bonding pads, at the intersection of Ta/Cu and Cu/SiO<sub>2</sub> interfaces but it is not the result of Cu migration. This well-known defect called "fang" is generated during CMP because of stress concentration. Chen et al. proposed a failure mechanism in which diffused Cu<sup>+</sup> ions move toward the cathode then combine with electrons to become neutral atoms. The atoms agglomerate and form a direct metallic shorting bridge. TEM-EDX would be an effective complementary analysis to verify this hypothesis. Thanks to the formation of Cu clusters, the EDX limit of detection is no longer an issue.

The breakdown strength extracted by plotting  $V_{BD}$  as a function of d, is 3.4 MV.cm<sup>-1</sup> (Figure 6). This value is depreciated due to misalignment measurement but remains in agreement with previous studies. Literature reports SiO<sub>2</sub> breakdown strength between 2 and 10 MV.cm<sup>-1</sup> [17,18]. Comb-serpentine structures allow the characterization of the dielectric at the bonding interface. The tests prove that it conserves its insulating properties despite the thermal budget involved in the bonding interface, it is so limited that it does not degrade the dielectric.

# CONCLUSION

This paper aimed to evaluate the diffusion of copper through SiO<sub>2</sub> at hybrid bonding interface under thermal and electrical stress. Tof-SIMS did not detect any trace of copper above 10<sup>17</sup> at.cm<sup>-3</sup> after a 400°C-16h thermal budget. It is believed that a native copper oxide layer acts as a diffusion barrier. Copper ions can be generated and drift by applying an electrical field. A comb-serpentine test structure was specially designed in order to be compatible with this specific 3D integration, to maximize Cu/SiO2 interface and the electrical field between bonding pads. I-V measurements evidenced that the voltage breakdown is misalignment dependent. The defect location at bonding interface was confirmed by failure analysis. The characterized dielectric is the one between bonding pads and its breakdown strength is 3.4 MV.cm<sup>-1</sup>. Thus, the SiO<sub>2</sub> at the bonding interface remains insulating despite the bonding annealing and the lack of diffusion barrier. The experimental protocol employed did not allow us to conclude regarding copper diffusion and its negative impact on the dielectric integrity. However, the results question the necessity of a diffusion barrier at the bonding interface. A further study will focus on the native copper oxide layer and triangular voltage sweep to track copper ions drift since this technique allows to lower the detection of metallic contaminants down to 10<sup>-9</sup> ions.cm<sup>-3</sup>. In addition, time dependent dielectric breakdown (TTDB) tests are on progress which does not reveal any unexpected effect.

# ACKNOWLEDGMENTS

This work was funded thanks to the French national program "Programme d'Investissement d'Avenir IRT Nanoelec" ANR-10-AIRT-05.

#### REFERENCES

- E. Beyne, S. Kim, L. Peng, N. Heylen, J. De Messemaeker, O.O. Okudur, A. Phommahaxay, T. Kim, M. Stucchi, D. Velenis, A. Miller, G. Beyer, Scalable, sub 2µm pitch, Cu/SiCN to Cu/SiCN hybrid wafer-to-wafer bonding technology, in: 2017 IEEE Int. Electron Devices Meet., 2017: pp. 32.4.1-32.4.4. https://doi.org/10.1109/IEDM.2017.8268486.
- [2] PR Newswire, EV Group Accelerates 3D-IC Packaging Roadmap With Breakthrough Wafer Bonding Technology, (2018). https://www.prnewswire.com/news-releases/evgroup-accelerates-3d-ic-packaging-roadmap-withbreakthrough-wafer-bonding-technology-300675906.html (accessed September 21, 2020).
- F. Chen, J. Gambino, M. Shinosky, J. Aitken, E. Huang, S. Cohen, C. Yang, D. Edelstein, Y. Wang, T. Kane, D. Kioussis, Experimental confirmation of electron fluence driven, Cu catalyzed interface breakdown model for low-k TDDB, in: 2012 IEEE Int. Reliab. Phys. Symp., 2012: pp. 3A.3.1-3A.3.9. https://doi.org/10.1109/IRPS.2012.6241802.
- [4] I. Fisher, M. Eizenberg, Copper ion diffusion in porous and nonporous SiO2-based dielectrics using bias thermal stress and thermal stress tests, Thin Solid Films. 516 (2008) 4111–4121. https://doi.org/10.1016/j.tsf.2007.10.011.
- Y. Shacham-Diamand, A. Dedhia, D. Hoffstetter, W.G. Oldham, Copper Transport in Thermal SiO2, J. Electrochem. Soc. 140 (1993) 2427–2432. https://doi.org/10.1149/1.2220837.
- [6] S. Kim, L. Peng, A. Miller, G. Beyer, E. Beyne, C. Lee, Permanent wafer bonding in the low temperature by using

various plasma enhanced chemical vapour deposition dielectrics, in: 2015 Int. 3D Syst. Integr. Conf., 2015: p. TS7.2.1-TS7.2.4.

https://doi.org/10.1109/3DIC.2015.7334576.

- [7] M. Aboelfotoh, Cuprous Oxide (Cu2o) As an Effective Diffusion Barrier for Copper, Tech. Discl. Bul. (1990).
- B.G. Willis, D. V Lang, Oxidation mechanism of ionic transport of copper in SiO2 dielectrics, Thin Solid Films. 467 (2004) 284–293. https://doi.org/10.1016/j.tsf.2004.04.028.
- [9] L. Di Cioccio, F. Baudin, P. Gergaud, V. Delaye, P.-H. Jouneau, F. Rieutord, T. Signamarcheix, Modeling and Integration Phenomena of metal-metal direct bonding technology, ECS Trans. 64 (2014) 339–355. https://doi.org/10.1149/06405.0339ecst.
- [10] S. Lhostis, A. Farcy, E. Deloffre, F. Lorut, S. Mermoz, Y. Henrion, L. Berthier, F. Bailly, D. Scevola, F. Guyader, F. Gigon, C. Besset, S. Pellissier, L. Gay, N. Hotellier, A.-. Le Berrigo, S. Moreau, V. Balan, F. Fournel, A. Jouve, S. Chéramy, M. Arnoux, B. Rebhan, G.A. Maier, L. Chitu, Reliable 300 mm Wafer Level Hybrid Bonding for 3D Stacked CMOS Image Sensors, in: 2016 IEEE 66th Electron. Components Technol. Conf., 2016: pp. 869–876. https://doi.org/10.1109/ECTC.2016.202.
- [11] M. He, T.M. Lu, Metal-Dielectric Interfaces in Gigascale Electronics: Thermal and Electrical Stability, Springer Ser. Mater. Sci. 157 (2012) 11–22. https://doi.org/10.1007/978-1-4614-1812-2\_1.
- [12] J.D. McBrayer, R.M. Swanson, T.W. Sigmon, Diffusion of Metals in Silicon Dioxide, J. Electrochem. Soc. 133 (1986) 1242–1246. https://doi.org/10.1149/1.2108827.
- [13] K.-S. Kim, Y.-C. Joo, K.-B. Kim, J.-Y. Kwon, Extraction

of Cu diffusivities in dielectric materials by numerical calculation and capacitance-voltage measurement, J. Appl. Phys. 100 (2006) 63517. https://doi.org/10.1063/1.2353891.

- [14] S. Moreau, H. Manzanarez, N. Bernier, J. Jourdon, S. Lhostis and H. Frémont, "From Electrical to Physical-Chemical Characterization of the Cu/SiO<sub>2</sub> Hybrid-Bonding Interface—A Cu<sub>2</sub>O-Layer as a Cu Diffusion Barrier?," in *IEEE Electron Device Letters*, vol. 42, no. 5, pp. 731-734, May 2021, doi: 10.1109/LED.2021.3067069.
- [15] B. Rebhan, M. Bernauer, T. Wagenleitner, M. Heilig, F. Kurz, S. Lhostis, E. Deloffre, A. Jouve, V. Balan, L. Chitu, <200 nm Wafer-to-wafer overlay accuracy in wafer level Cu/SiO2 hybrid bonding for BSI CIS, in: 2015 IEEE 17th Electron. Packag. Technol. Conf., 2015: pp. 1–4. https://doi.org/10.1109/EPTC.2015.7412403.</p>
- [16] S. Pan, S.-J. Ding, Y. Huang, Y.-J. Huang, D.W. Zhang, L.-K. Wang, R. Liu, High-temperature conduction behaviors of HfO2/TaN-based metal-insulator-metal capacitors, J. Appl. Phys. 102 (2007) 73706. https://doi.org/10.1063/1.2786712.
- J.K. Lee, J.B. Choi, S.M. See, C.W. Han, H.S. Soh, P-1: The Application of Tetraethooxysilane (TEOS) Oxide to a-Si:H TFTs as the Gate Insulator, SID Symp. Dig. Tech. Pap. 29 (1998) 439–442. https://doi.org/10.1889/1.1833785.
- [18] P. Garrou, Introduction to 3D Integration, Handb. 3D Integr. (2008) 1–11. https://doi.org/doi:10.1002/9783527623051.ch1.