Scramble Cache: An Efficient Cache Architecture for Randomized Set Permutation - Archive ouverte HAL Accéder directement au contenu
Communication Dans Un Congrès Année : 2021

Scramble Cache: An Efficient Cache Architecture for Randomized Set Permutation

Résumé

Driven by the need of performance-efficient computations, a large number of systems resort to cache memories. In this context, cache side-channel attacks have been proven to be a serious threat for many applications. Many solutions and countermeasures exist in literature. Nevertheless, the majority of them do not cope with the constraints and limitations imposed by embedded systems. In this paper, we introduce a novel cache architecture that leverages randomized set placement to defeat cache side-channel analysis. A key property of this architecture is its low impact on performance and its small area overhead. We demonstrate that this countermeasure allows protecting the system against known cache side-channel attacks, while guaranteeing small overheads, making this solution suitable also for embedded systems.

Fichier principal
Vignette du fichier
1535_pdf_upload.pdf (642.08 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03351626 , version 1 (22-09-2021)

Licence

Paternité - Pas d'utilisation commerciale

Identifiants

Citer

Amine Jaamoun, Thomas Hiscock, Giorgio Di Natale. Scramble Cache: An Efficient Cache Architecture for Randomized Set Permutation. Design, Automation & Test in Europe Conference & Exhibition (DATE 2021), Feb 2021, Grenoble, France. ⟨10.23919/DATE51398.2021.9473919⟩. ⟨hal-03351626⟩
69 Consultations
172 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More