Formal Verification of a Concurrent Bounded Queue in a Weak Memory Model
Glen Mével, Jacques-Henri Jourdan

To cite this version:
Glen Mével, Jacques-Henri Jourdan. Formal Verification of a Concurrent Bounded Queue in a Weak Memory Model. ICFP 2021 - 26th ACM SIGPLAN International Conference on Functional Programming, Aug 2021, Virtual, Japan. 10.1145/3473571. hal-03298759

HAL Id: hal-03298759
https://hal.science/hal-03298759
Submitted on 24 Jul 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Formal Verification of a Concurrent Bounded Queue in a Weak Memory Model

GLEN MÉVEL, Inria, Université Paris-Saclay, CNRS, ENS Paris-Saclay, Laboratoire Méthodes Formelles, France
JACQUES-HENRI JOURDAN, Université Paris-Saclay, CNRS, ENS Paris-Saclay, Laboratoire Méthodes Formelles, France

We use Cosmo, a modern concurrent separation logic, to formally specify and verify an implementation of a multiple-producer multiple-consumer concurrent queue in the setting of the Multicore OCaml weak memory model. We view this result as a demonstration and experimental verification of the manner in which Cosmo allows modular and formal reasoning about advanced concurrent data structures. In particular, we show how the joint use of logically atomic triples and of Cosmo’s views makes it possible to describe precisely in the specification the interaction between the queue library and the weak memory model.

CCS Concepts: • Theory of computation → Separation logic; Program verification; Program specifications.

Additional Key Words and Phrases: separation logic, program verification, concurrency, weak memory, concurrent queue

ACM Reference Format:

1 INTRODUCTION

Advances in multicore hardware during the last two decades have created a need for powerful tools for writing efficient and trustworthy multicore software. These tools include well-designed programming languages and their compilers, efficient thread-safe libraries, and expressive program logics for proving the correctness of these and of the applications that exploit them. While some such verification tools already exist, researchers are only beginning to explore whether and how these tools can be exploited to modularly specify and verify realistic libraries that support fine-grained shared-memory concurrency.

Most of the programming languages that support multicore programming present shared memory as the primitive means of communication between threads. Although this design choice offers the greatest flexibility for writing efficient programs, it comes at an important cost: in order to achieve maximal efficiency, shared-memory concurrency cannot follow an intuitive sequentially consistent semantics [Lamport 1979], where all threads have the same view of memory at every time. Instead, these programming languages usually come with a subtle weak memory model, which defines precisely how the memory accesses performed by different threads may interact.
with each other. This is the case, for example, of C, C++ and Rust, which share the C11 memory model [Batty et al. 2011; Lahav et al. 2017]; of Java and of the languages based on the JVM [Manson et al. 2005; Lochbihler 2012; Bender and Palsberg 2019]; and of the Multicore extension of the OCaml programming language [Dolan et al. 2018, 2020].

Because its semantics is subtle, shared-memory concurrency creates difficult and interesting challenges in modular program verification. Just in the past fifteen years, a large variety of concurrent separation logics have been designed in order to meet the challenge of formally specifying and verifying programs that exploit shared-memory concurrency. Brookes [2004] and O’Hearn [2007] introduced Concurrent Separation Logic [Brookes and O’Hearn 2016], which supported coarse-grain sharing of resources via mutexes. Their approach was gradually improved over the years, leading to expressive, higher-order separation logics, such as Iris [Jung et al. 2015, 2018]. Iris is able to express complex concurrent protocols, thanks to mechanisms such as ghost state and invariants, and supports reasoning about fine-grain concurrency, at the level of individual memory accesses. Concurrent data structures, such as mutexes, need not be considered primitive any more; they can be implemented and verified. Still, plain Iris is restricted to sequentially consistent semantics: it does not support weak memory models. A new generation of logics remove this restriction, for various memory models: GPS [Turon et al. 2014], iGPS [Kaiser et al. 2017] and iRC11 [Dang et al. 2020] target fragments of the C11 memory model, while Cosmo [Mével et al. 2020] targets the Multicore OCaml memory model. iGPS, iRC11 and Cosmo are based on Iris.

These logics settle a strong theoretical ground; their confirmation as practical tools, however, needs a demonstration that they allow the modular verification of realistic multicore programs. In particular, they must enable their users to precisely specify and verify concurrent data structure implementations. A concurrent queue is an archetypal example of such a data structure: it is widely used in practice, for example to manage a sequence of tasks that are generated and handled by different threads. While a coarse-grained implementation—that is, a sequential implementation protected by a lock—would certainly be correct, there exist implementations which yield better performance, especially under heavy contention, based on subtle fine-grained memory accesses. These implementations are delicate and often rely on subtle properties of the memory model. An informal correctness argument is difficult, likely unreliable, hence unconvincing. Thus, concurrent data structures are prime candidates for formal verification. In fact, many machine-checked proofs of concurrent data structures have appeared in the literature already [Parkinson et al. 2007; Frumin et al. 2018, 2020; Zakowski et al. 2018], but relatively few verification efforts take place in a weak-memory setting [Lê et al. 2013b,a], and fewer still rely on a modular methodology, where a proof of a concurrent data structure and a proof of its client (perhaps a concurrent application, or another concurrent data structure) can be modularly combined.

In this paper, we present a specification of a concurrent queue, and we formally verify that a particular implementation satisfies this specification. While other such formalizations already exist in a sequentially-consistent setting [Vindum and Birkedal 2021; Vindum et al. 2021], we consider a weak-memory setting. Such a formalization effort is innovative and challenging in several aspects.

- Weak memory models are infamous for the subtlety of the reasoning that they impose. We choose to use Cosmo [Mével et al. 2020], a recently-developed concurrent separation logic based on Iris which supports the weak memory model of Multicore OCaml [Dolan et al. 2020, 2018]. We believe that this memory model and program logic strike a good balance between the ease of reasoning enabled by the logic and the flexibility and performance allowed by the memory model.
- In our quest for applicability, we wish to propose a realistic queue implementation, which could be used in real-world programs. Since Multicore OCaml is still at an experimental stage.
and does not offer a wide variety of concurrent data structures yet, its ecosystem may benefit from this new library. We take inspiration from a well-established algorithm [Rigtorp 2021] that has been used in production in several applications.

- The specification of the concurrent queue should indicate that it behaves as if all of its operations acted atomically on a common shared state, even though in reality they access distinct parts of the memory and require many machine instructions. To address this challenge, we use the recently-developed concept of logical atomicity [Jung et al. 2015; Jung 2019; da Rocha Pinto et al. 2014], which we transport to the setting of Cosmo.

- To the best of our knowledge, this is the first use of logical atomicity in a weak-memory setting. This raises new questions: for instance, even though our implementation realizes a total order on the operations on a queue, it offers strictly weaker guarantees than would be offered by a coarse-grained implementation. Indeed, in the context of a weak memory model, the specification of a concurrent data structure must describe not only the result of its operations, but also the manner in which these are synchronized, that is, the happens-before relationships that exist between these. This additional information allows reasoning about accesses to areas of memory outside of the data structure itself. This is crucial, for example, if a queue is used to transfer the ownership of a piece of memory from a producer to a consumer: there must exist a happens-before relationship between the enqueue operation and the corresponding dequeue operation, so as to ensure that the consumer acquires the producer’s view of this piece of memory. Our specification faithfully captures a subtle behavior of the implementation: even though operations are totally ordered by logical atomicity, not all operations are ordered by happens-before—but some are.

- We use the Coq proof assistant [The Coq development team 2020] to formally verify our proofs. Our development is available from our repository [Mével et al. 2021].

We believe our approach, whose key ingredients are Cosmo and logical atomicity, scales to other memory models and other data structures. Indeed, first, the core of Cosmo (beyond basic Separation Logic) is a logic for reasoning with views, an operational description of the memory model; other memory models than that of Multicore OCaml can also be termed in this fashion, as iGPS [Kaiser et al. 2017] and iRC11 [Dang et al. 2020] have demonstrated for C11. Second, logical atomicity has already successfully been used for various data structures in the Iris community [Iris developers and contributors 2021; Frumin et al. 2020].

The paper begins with a detailed explanation of the specification of a concurrent queue (§2). Then, we present an implementation of the queue in Multicore OCaml (§3), and explain our proof of its correctness (§4). Next, we demonstrate that our specification is indeed usable, by exploiting it in the context of a simple piece of client code, where the concurrent queue is used to establish a pipeline between a set of producers and a set of consumers (§5). The paper ends with a review of the related work (§6).

2 SPECIFICATION OF A MPMC QUEUE IN A CONCURRENT SEPARATION LOGIC

A queue is a first-in first-out container data structure. At any time, it holds an ordered list of items. It supports two main operations: enqueue inserts an item at one extremity of the queue (the head); dequeue extracts an item—if there is one—from the other extremity (the tail).

In a concurrent setting, a legitimate question is whether several threads can operate the queue safely. The answer depends on the implementation. Possible restrictions include allowing only one thread to enqueue (single producer), or allowing only one thread to dequeue (single consumer), or both. In this paper we study an implementation of a multiple-producer, multiple-consumer (MPMC) queue, that is, a queue in which any number of threads are allowed to enqueue and dequeue.
In addition, this queue is bounded, that is, it occupies no more than a fixed memory size. A motivation for that trait is that items may be enqueued more frequently than they are dequeued; in this situation, a bounded queue has no risk of exhausting system memory; instead, if the maximum size is reached, enqueuing either blocks or fails.

2.1 Specification in a Sequential Setting
Let us start by assuming a sequential setting. We can then use standard Separation Logic [Reynolds 2002] to reason about programs and the resources they manipulate. In Separation Logic, a queue $q$ holding $n$ items $[v_0, ..., v_{n-1}]$, where the left extremity of the list is the tail and the right extremity is the head, can be represented with an assertion:

$$\text{IsQueue } q [v_0, ..., v_{n-1}]$$

As is usual in Separation Logic, this representation predicate asserts the unique ownership of the entire data structure. When holding it, we can safely manipulate the queue without risk of invalidating other assertions about resources that may alias parts of our queue. In particular, the representation predicate cannot be duplicated; we say that it is exclusive.

The operations of the queue admit a simple sequential specification which is presented in Figure 1. We use the standard Hoare triple notation, with a partial correctness meaning. The asterisk ($*$) is the separating conjunction.

- The function make has no prerequisite and gives us the ownership of a new empty queue.
- If we own a queue $q$, then we can enqueue some item $v$ into $q$; if this operation ever returns, then it must return the unit value ($\lambda$) and give us back the ownership of $q$, where $v$ has been appended at the head.
- Conversely, if we own a queue $q$, then we can dequeue from $q$; if this operation ever returns, then it must return the first item $v_0$ found at the tail of $q$, and it gives us back the ownership of $q$, where that first item has been removed.

This specification implies that dequeue cannot possibly return when the queue is empty ($n = 0$); in this case, it must loop forever. This is pointless in a sequential setting, but becomes meaningful in the presence of concurrency, where it makes sense for dequeue to wait until an item is enqueued. This specification also applies to bounded queues, where (somewhat analogously) enqueue loops when the capacity is reached ($n = C$), waiting until room becomes available.

2.2 Specification under Sequential Consistency
We now consider a situation where several threads can access the queue concurrently. Let us assume for now that the memory model is sequentially consistent [Lamport 1979]. In a seminal
work, Brookes [2004] and O’Hearn [2007] devised Concurrent Separation Logic, an extension of Separation Logic which enables to reason about programs where several threads can access a same piece of memory. Though the original logic achieves sharing through hard-wired “conditional critical regions”, it has spawned a variety of descendants lifting this limitation and pushing further the applicability of such separation logics. In this work, we use Iris [Jung et al. 2018], a modular framework for building separation logics.

In a derivative of Concurrent Separation Logic, we may retain the exact same specification as is presented in Figure 1, recalling that $\text{IsQueue } q [v_0, ..., v_{n-1}]$ is an exclusive assertion: a thread that has this assertion can safely assume to be the only one allowed to operate on the queue. A client application can transfer this assertion between threads via some means of synchronization: for instance, it may use a lock to guard all operations on the shared queue, following the approach of Concurrent Separation Logic. However this coarse grain concurrency has a run-time penalty, and it also creates some contention on the use of the queue. These costs are often unnecessary, as many data structures are designed specifically to support concurrent accesses. In this paper, as stated, we wish to prove the correctness of a MPMC queue implementation, which should thus ensure, by itself, thread safety. Hence we can achieve finer-grain concurrency, where operating on a queue does not require its exclusive ownership.

In this context, another option is for the client to share this ownership among several threads, logically. In an Iris-like logic, one would typically place the exclusive ownership in an invariant. An invariant is an assertion which is agreed upon by all threads, and is owned by anyone; it remains true forever. As the public state of the queue—the list $[v_0, ..., v_{n-1}]$ of currently stored items—would only be known from that invariant, the client would also express in there the properties about this state that their particular application needs. Then, when one of the threads needs to access the shared resource, it can open the invariant, get the assertions it contains, perform the desired operation on the shared state, reestablish the invariant, and finally close it. However, to ensure soundness in the face of concurrency, the use of invariants in Iris obeys a strict constraint: they can remain open during at most one step of execution. Unfortunately, enqueue and dequeue are complex operations which, a priori, take several steps. Hence a client would be unable to open their invariant around the triples shown in Figure 1. Yet these operations are “atomic” in some empirical sense.

The concept of logical atomicity [Jacobs and Piessens 2011; Jung 2019; Jung et al. 2015, §7] aims at addressing that difficulty. To use it, we substitute ordinary Hoare triples with logically atomic

Fig. 2. A specification of the “queue” data structure in a sequentially consistent memory model
Two important reasoning rules for logically atomic triples are given in Figure 3.1 A logically atomic triple is denoted with angle brackets ⟨⟩. Just like an ordinary triple, it specifies a program fragment with a precondition and a postcondition. In fact, as witnessed by rule LAHOARE, one can deduce an ordinary Hoare triple from a logically atomic triple. The core difference is that, thanks to rule LAInv, invariants can be opened around a logically atomic triple, regardless of the number of execution steps of the program fragment: in a sense, when a function is specified using a logically atomic triple, one states that said function behaves as if it were atomic. The definition of logically atomic triples is further discussed in §4.6 and given with detail in previous work [Jung 2019; Jung et al. 2015, §7]. We now try to give an intuition of that concept: a logically atomic triple ⟨⟩ states, roughly, that the expression e contains an atomic instruction, called the commit point, which has P as a precondition and Q as a postcondition. Because it is atomic, invariants can be opened around that commit point.

Using logically atomic triples, the specification can be written as shown in Figure 2. It closely resembles that of the sequential setting (Figure 1). The first noticeable difference is the use of angle brackets ⟨⟩ denoting logically atomic triples instead of curly brackets { } for ordinary Hoare triples.

Another difference is the presence, in the syntax of logically atomic triples, of an explicit binder for some variables (n, v₀, ..., vₙ₋₁). This binder addresses a subtlety of logical atomicity: a client calling enqueue or dequeue does not know in advance the state of the queue at the commit point, which is when the precondition and postcondition are to be interpreted. Hence, both formulas have to be parameterized by said shared state. Said otherwise, a logically atomic triple provides a family of pre/postcondition pairs covering every possible shared state at the commit point.

The last departure from the sequential specification is that the representation predicate is split into two parts: a persistent assertion QueueInv q γ and an exclusive assertion IsQueue γ [v₀, ..., vₙ₋₁], connected by a ghost name γ. That splitting is an artifact of our correctness proof technique, which we detail in §4. Note that this does not complicate the use of the queue by the client: both assertions are produced when creating the queue, and while the exclusive component can be put in an invariant as before, the persistent component can be directly duplicated and distributed to all threads.4

The use of such a specification in a concrete example will be detailed in §5.3. For now, we illustrate how a weaker specification can be easily deduced from this one.

---

1Following Iris notations, I is an invariant whose content is the assertion I, and □ is a step-indexing modality, a technicality of Iris that we can ignore in this paper.
2In Iris terms, persistent qualifies an assertion that is duplicable. Once established, such an assertion holds forever.
3Ghost names in Iris are identifiers for pieces of ghost state. We say more on this in §4.
4An Iris expert may want to conceal the queue invariant, QueueInv q γ, inside IsQueue γ [v₀, ..., vₙ₋₁]. However, we need to access this invariant at various places other than the commit point. This is feasible with a more elaborate definition of logically atomic triples than the one given in this paper, so that they support aborting [Jung 2019]. Another drawback is that we would lose the timelessness of the representation predicate.
A persistent specification. If it were not for logical atomicity, and we still wanted to share the ownership of the queue, we would have little choice left than renouncing to an exclusive representation predicate. Only a persistent assertion would be provided, because the description of the public state has to be stable in the face of interference by other threads. The resulting specification would be much weaker. For example, we may merely specify that all of the elements stored in the queue satisfy some predicate $\Phi$. In doing so, we lose most structural properties of a queue: the same specification could also describe a stack or a bag.

$$\text{persistent}(\text{QueuePersistent } q \Phi) \quad \{\Phi \sigma\} \text{enqueue } q a \{\lambda () \cdot \text{True}\} \quad \{\text{True}\} \text{dequeue } q \{\lambda \sigma . \Phi \sigma\}$$

To derive these Hoare triples from the ones of Figure 2, one simply defines the persistent assertion as follows, where the boxed assertion is an Iris invariant:

$$\text{QueuePersistent } q \Phi \equiv \exists \gamma. \exists n, v_0, \ldots, v_{n-1}. \text{IsQueue } \gamma [v_0, \ldots, v_{n-1}] * \Phi v_0 * \cdots * \Phi v_{n-1}$$

This assertion is trivial to produce at the creation of the queue, when $\text{make}$ hands us the assertions $\text{QueueInv } q \gamma$ and $\text{IsQueue } \gamma [\ ]$. Then, for proving the weaker specification of $\text{enqueue}$ and $\text{dequeue}$, one opens the invariant around the associated logically atomic triples.

2.3 Specification under Weak Memory

Up to now, we have ignored the weakly consistent behavior of the semantics of Multicore OCaml. In this section, we take this aspect into account and propose a refined specification.

We use the separation logic Cosmo [Mével et al. 2020], which provides a proof framework for the weak memory model of Multicore OCaml. This memory model has been described by Dolan et al. [2018] under the form of a small-step operational semantics. Following previous authors, such as Kaiser et al. [2017], the semantics features a notion of view, which captures the essence of weak memory, namely, the fact that each thread has different knowledge of the state of the shared memory. A view represents this subjective knowledge. Cosmo builds on this operational semantics, and brings views to the level of the program logic. All assertions of the logic depend on an ambient view, which corresponds to the current view of the subject thread. Thus, Cosmo assertions are in general subjective, that is, implicitly dependent on an ambient view.

Because Cosmo is based on Iris, logically atomic triples can also be defined in Cosmo. In fact, the specification shown in Figure 2 still applies.

Yet, as such, it is of little value in a weakly consistent context. Indeed, as explained in §2.2, it is designed so that $\text{IsQueue } y [v_0, \ldots, v_{n-1}]$ can be shared among threads by means of an invariant. But, in Cosmo, invariants are restricted to a special class of assertions called objective assertions—those assertions that do not actually depend on the ambient view. Hence, our first addition to the specification is to stipulate that the representation predicate is objective. This reflects the fact that there exists a total order on the updates to the logical state, on which all threads objectively agree.

Even with this addition, the specification given in §2.2 is not precise enough to verify interesting clients such as the one described in §5. Indeed, in a weakly consistent setting, one typically expects a concurrent data structure to establish synchronization between some of its concurrent accesses. For example, imagine that thread $A$ enqueues a pointer to a complex data structure (say, a hash table). Then, when thread $B$ dequeues this pointer, $B$ should obtain the unique ownership of the hash table and be able to access it accordingly. In a weakly consistent memory model, $B$ expects to see all of the changes that $A$ has made to the data structure. This is guaranteed only if there is a happens-before relationship from the enqueuing event to the dequeuing event.

---

5Dolan et al. [2018] call these views frontiers.
Fig. 4. Selected Cosmo rules

persistent(QueueInv\(\gamma\))

\[
\begin{cases}
\{\uparrow V_0 \} \\
\{\lambda q. \exists y. \text{QueueInv}\(q'\) * \text{IsQueue}\(\gamma\)\(V_0\)[ eldest ]} \\
\end{cases}
\]

make ()

QueueInv\(q\gamma\)

\[
\begin{cases}
\{\lambda v. \text{QueueInv}\(\gamma\) \ \text{IsQueue}\(\gamma\) \(T(H \uplus V)\) \(\uparrow V\)} \\
\{\lambda q. \text{QueueInv}\(q'\) * \text{IsQueue}\(\gamma\)\(V_0\)[ eldest ]} \\
\end{cases}
\]

enqueue \(q\ v\)

dequeue \(q\)

try_enqueue \(q\ v\)

try_dequeue \(q\)

Fig. 5. A specification of the “queue” data structure in a weak memory model
One possibility would be to guarantee that our concurrent queue implementation behaves like its coarse-grained alternative, that is, a sequential implementation guarded by a lock. This would correspond to an intuitive definition of linearizability, even though this notion is difficult to define precisely outside of the world of sequential consistency [Smith et al. 2019]. However, our concurrent queue library is weaker than that: it does guarantee some happens-before relationships, but not between all pairs of accesses. Namely, it guarantees a happens-before relationship:

1. from an enqueuer to the dequeuer that obtains the corresponding item;
2. from an enqueuer to the following enqueuers;
3. from a dequeuer to the following dequeuers.

The first one permits resource transfer through the queue as described in the example above.

In Cosmo, happens-before relationships can be expressed as transfers of views. To the user of this logic, views (denoted in this paper by calligraphic capital letters, such as \( \mathcal{T}, \mathcal{H}, \mathcal{V}, \mathcal{S} \)) are abstract values equipped with lattice structure: the least view \( \bot \) is the empty view, and larger views correspond to more recent knowledge. Cosmo features two kinds of assertions to deal with views. First, if \( \mathcal{V} \) is a view, then the persistent assertion \( \uparrow \mathcal{V} \) indicates that the current thread has the knowledge contained in \( \mathcal{V} \). Second, if \( \mathcal{V} \) is a view and \( P \) is a (subjective) assertion, then \( P @ \mathcal{V} \) denotes the assertion \( P \) where \( \mathcal{V} \) has been substituted for the ambient view; as it does not depend on the ambient view anymore, \( P @ \mathcal{V} \) is objective.\(^6\) Cosmo provides reasoning rules about these assertions, shown in Figure 4. We comment on rule \text{Split-Subjective-Objective} in the next paragraph.

In Cosmo, the usual way of specifying a happens-before relationship between two program points is by giving the client the ability to transfer any assertion of the form \( \uparrow \mathcal{V} \) between these two points: this corresponds to saying that the destination program point has all the knowledge the source program point had about the shared memory. As seen later with the example of the pipeline (§5.3), this is sufficient for transferring any subjective resource from a sender to a receiver. Indeed, rule \text{Split-Subjective-Objective} says that we can split any subjective assertion \( P \) into two assertions \( \uparrow \mathcal{V} \) and \( P @ \mathcal{V} \) for some view \( \mathcal{V} \) and, conversely, we can reconstruct \( P \) from two such assertions. The second part being objective, it can be shared in an invariant. Hence, to transfer \( P \), it is enough to transfer its subjective part \( \uparrow \mathcal{V} \).

In the specification of the queue, to express the happens-before relationships mentioned earlier, the representation predicate now takes more parameters:

\[
\text{IsQueue} \gamma \mathcal{T}, \mathcal{H} \{ (v_0, \mathcal{V}_0), \ldots, (v_{n-1}, \mathcal{V}_{n-1}) \}
\]

1. For each item \( v_k \) in the queue, we now have a corresponding view \( \mathcal{V}_k \). This view materializes the flow of memory knowledge from the thread which enqueued the item, to the one which will dequeue it.
2. The \textit{head} view \( \mathcal{H} \) materializes memory knowledge accumulated by successive enqueuers.
3. The \textit{tail} view \( \mathcal{T} \) materializes memory knowledge accumulated by successive dequeuers.

The queue that we study, however, does not guarantee any happens-before relationship from a dequeuer to an enqueuer.\(^7\) Hence, it provides fewer guarantees than a sequential queue guarded by a lock.

Interestingly, Cosmo is able to express this subtle difference between the behavior of our library and that of a lock-based implementation: the full specification under weak memory is shown

\(^6\) An equivalent definition is the following: asserting \( P @ \mathcal{V} \) is asserting that, even without other knowledge, if we have the knowledge contained in \( \mathcal{V} \), then \( P \) holds. In other words, \( P @ \mathcal{V} \) is objective and entails \( \uparrow \mathcal{V} \rightarrow P \).

\(^7\) This is not entirely true: the implementation shown in §3 does create a happens-before relationship from the dequeuer of rank \( k \) to the enqueuer of rank \( k + C \) (hence also to all enqueuers of subsequent ranks). We choose to not reveal this in the specification, since the constant \( C \) is an implementation detail.
− variables
− memory locations
− Boolean values
− integer values
− values
− operators
− expressions:
− λ-calculus with recursive functions
− primitive values and constructors
− conditional
− pattern matching
− tuples
− spawning a new thread
− non-atomic cells
− atomic cells
− atomic compare-and-set
− syntactic sugar:
− definitions of recursive functions
− definitions, sequencing
− loops
− non-atomic references
− atomic references

Fig. 6. The syntax of a fragment of Multicore OCaml

in Figure 5. This specification extends the previous one (Figure 2) with views. The mentioned
happens-before relationships are captured as follows.

1) When a thread with a local view \( V \) (in other words, with \( \uparrow V \) as a precondition) enqueues
an item \( v \), it pairs it with the view \( V \). Afterwards, when another thread dequeues that same
item \( v_0 \), it merges the view \( V_0 \) that was paired with it into its own local view (in other words,
it obtains \( \uparrow V_0 \) as a postcondition).

2) When a thread enqueues an item, it also obtains the head view \( H \) left by the previous
enqueuer (in other words, it obtains \( \uparrow H \) as a postcondition), and it adds its own view \( V \) to
the head view (which becomes \( H \uplus V \)).

3) When a thread dequeues an item, it also obtains the tail view \( T \) left by the previous dequeuer
(in other words, it obtains \( \uparrow T \) as a postcondition), and it adds its own view \( V \) to the tail view
(which becomes \( T \uplus V \)).

3 IMPLEMENTATION OF A BOUNDED MPMC QUEUE USING A RING BUFFER

We now present an implementation of a bounded MPMC queue, that satisfies the specification
devised in §2. For the purpose of the formalization, it is written in an idealized version of the
Multicore OCaml language which we introduce in §3.1, before showing the code (§3.2, §3.3) and
giving intuitions about its mode of operation (§3.4, §3.5).

3.1 Multicore OCaml

The syntax of our idealized version of Multicore OCaml is presented in Figure 6. It is untyped (contrary to the actual Multicore OCaml language) and equipped with a standard call-by-value, left-to-right evaluation. The parts of interest are the memory operations. Their semantics have been described by Mével et al. [2020]; however, in the present paper, each location stores an array of values, whose cells act as independent memory cells with respect to the memory model. Cells are rigidly ascribed an access mode \( \alpha \), which is either “atomic” (\( \alpha = \text{at} \)) or “non-atomic” (\( \alpha = \text{na} \)). When \( 0 \leq n \), the expression \( \text{array}_\alpha \left[ n \right] \ v \) allocates a block of \( n \) cells whose access mode is \( \alpha \) and whose initial value is \( v \). Reading from a cell with access mode \( \alpha \) at offset \( k \) of location \( \ell \) is written \( \ell[k]_\alpha \). Writing a value \( v \) to a cell with access mode \( \alpha \) at offset \( k \) of location \( \ell \) is written \( \ell[k]_\alpha \leftarrow v \).

In addition, atomic cells support the usual compare-and-set operation: \( \text{CAS} \ \ell[k]_\alpha \ v_1 \ v_2 \) reads the atomic cell at offset \( k \) of location \( \ell \), tests whether its value is equal to \( v_1 \), overwrites it with \( v_2 \) if that is the case, and returns the Boolean result of the test; importantly, the read and the write operations happen \textit{atomically}. There is syntactic sugar for single-cell locations, or “references”: \( \text{ref}_\alpha \ v \) allocates a location of length one, \( \text{ref}_\alpha \ell \) reads at offset zero, \( \ell :=_\alpha \ v \) writes at offset zero and \( \text{CAS} \ \ell \ v_1 \ v_2 \) performs compare-and-set at offset zero.

Lastly, \( \text{fork} \ e \) creates a new thread which executes \( e \). The expression \( \text{fork} \ e \) returns the unit value (\( \lambda \)) without waiting for the completion of the new thread.

The memory model of Multicore OCaml describes how the memory operations interact with the shared memory. Dolan et al. [2018] give an operational account, which is out of the scope of the current paper. However, to give some intuition, we show in Figure 7 what this semantics translates to in the Cosmo program logic. In the following paragraphs, we give an overview of these triples which are explained more thoroughly by Mével et al. [2020].

There are different points-to assertions for atomic cells and for non-atomic cells. As is standard, these predicates assert unique ownership of the cells.
Operations on non-atomic cells obey the usual-looking Hoare triples, but an important departure from sequential consistency is that their associated points-to assertion $\ell[k] \sim_{\text{at}} v$ is subjective: the knowledge of the latest value $v$ of a non-atomic cell $\ell[k]$ is relative to the ambient view.8

On the other hand, the points-to assertion $\ell[k] \sim_{\text{at}} \langle v, V \rangle$ that represents an atomic cell is objective: this implies that an atomic cell $\ell[k]$ stores a single value $v$ on which all threads agree. In addition, an atomic cell also stores a view $V$. As can be seen in the triples of atomic operations, this view accumulates the knowledge of all writers and transmits this knowledge to readers. This means that there is a happens-before relationship from a write operation to a read operation which reads from it (in a release-acquire fashion). In fact, atomic accesses are the prime means of inter-thread synchronization in Multicore OCaml.

The last two triples say that a failed CAS operation behaves as an atomic read (returning false), while a successful CAS operation behaves as the combination of an atomic read and an atomic write (returning true).

### 3.2 Overview of the Data Structure

The code of the concurrent queue library we consider appears in Figure 8. It uses a ring buffer of fixed capacity $C \geq 1$. The buffer is represented by two arrays of length $C$, statuses and items; in each slot (whose offset ranges from 0 included to $C$ excluded), the buffer thus stores a status in an atomic field and an item in a non-atomic field. The data structure also has two integers stored in atomic references, head and tail.

Items are identified by their rank (starting at zero) of insertion in the queue since its creation. The item of rank $k$ is stored in slot “$k \mod C$”, which from now on we denote as $\hat{k}$. The reference head stores the number of items that have been enqueued since the creation of the queue, including those that have since been dequeued. In other words, it is the rank of the next item to be enqueued. Similarly, tail stores the number of items that have been dequeued since the creation of the queue. In other words, it is the rank of the next item to be dequeued.

Each slot is in one of two states: either it is occupied, meaning that it stores some item of the queue; or it is available, meaning that the value it stores is irrelevant. In addition, for the concurrent queue operations to work properly, we must remember for which rank each slot was last used.9 The status encodes this information in a single integer, as follows:

- an even status $2k$ indicates that slot $\hat{k}$ is available for storing a future item of rank $k$;
- an odd status $2k + 1$ indicates that slot $\hat{k}$ is currently occupied by the item of rank $k$.

Let $h$ and $t$ be the value of references head and tail, respectively. At any time, the ranks of items that are stored in the queue—or in the process of being stored—range from $t$ included to $h$ excluded, and there cannot be more than $C$ such items. Thus, an invariant property of the queue is:

$$0 \leq t \leq h \leq t + C$$

### 3.3 Explanation of the Code

The function enqueue repeatedly calls try_enqueue until it succeeds; the latter can fail either because the buffer is full or because of a competing enqueuer.10

When calling try_enqueue, we start by reading the current value $h$ of the reference head. To check that slot $\hat{h}$ is available for rank $h$, we read its status. If it differs from $2h$, we fail: a status

---

8This single-value points-to assertion effectively forbids reasoning about races on non-atomic cells. The operational semantics of Dolan et al. [2018] is more general, as it gives a well-defined (albeit nondeterministic) semantics to racy uses of non-atomic cells.

9Actually, we need not remember the full rank $k$: only the cycle, $k \div C$, is needed.

10The code does not distinguish between these two causes, but this is feasible with only one more test.
let make () =
  let tail = ref at 0 in
  let head = ref at 0 in
  let items = array at C () in
  let statuses = array at C 0 in
  for i from 0 to C - 1 do
    statuses[i] na ← 2i
  done;
  (tail, head, statuses, items)

let try_enqueue q v =
  let (tail, head, statuses, items) = q in
  let h = ! at head in
  let s = statuses[h mod C] at in
  if s = 2h ∧ CAS head (h + 1) then
    items[h mod C] na ← v;
    statuses[h mod C] at ← 2h + 1;
    true
  else false

let rec enqueue q v =
  if try_enqueue q v then ()
  else enqueue q v

let try_dequeue q =
  let (tail, head, statuses, items) = q in
  let t = ! at tail in
  let s = statuses[t mod C] at in
  if s = 2t + 1 ∧ CAS tail (t + 1) then
    let v = items[t mod C] na in
    items[t mod C] na ← ();
    statuses[t mod C] at ← 2(t + C);
    Some v
  else None

let rec dequeue q =
  match try_dequeue q with
  | Some v → v
  | None → dequeue q

Fig. 8. Implementation of the bounded queue

less than 2h indicates that the buffer is full\(^\text{11}\), a status greater than 2h indicates interference from another competing enqueuing thread, which has been attributed rank h before we have.

If the status is 2h, then we try to increment head from h to h + 1. If the CAS fails, we fail: again, another competing enqueuer has been attributed rank h.

If the CAS succeeds, then we are attributed rank h and can proceed to inserting an item into slot \(\hat{h}\). As we will explain later, this implies that its status has not changed since we read it: the slot is still available. We write the new item, and then we update the status accordingly. This update must come last, as it serves as a signal that the slot is now occupied with an item and ready for dequeuers.

\(^{11}\)Technically, the public state of the queue may contain less than C elements in this case, so that we may consider it is not full. Here, by “full” we mean that the next buffer slot is either not reclaimed by anyone or still in the process of being emptied by another thread. Even though the buffer is “full”, it may have available slots if dequeuing has completed more rapidly in the other slots.
Similarly, dequeue repeatedly calls try_dequeue until it succeeds; the latter works analogously to try_enqueue,\textsuperscript{12} and can fail either because the buffer is empty or because of a competing dequeuer.\textsuperscript{10}

### 3.4 Monotonicity of the Internal State of the Queue

Once the queue has been created, the reference head is only accessed from function try_enqueue. The only place where it is modified is the compare-and-set operation in this function, which attempts to increment it by one, using a compare-and-set operation. Hence this counter is strictly monotonic, and we can regard a successful increment from $h$ to $h + 1$ as uniquely attributing rank $h$ to the candidate enqueuer. Only then it is allowed to write into slot $h$.

Similarly, tail is only accessed from function try_dequeue, is strictly monotonic, and a successful increment from $t$ to $t + 1$ uniquely attributes rank $t$ to the candidate dequeuer. Only then it is allowed to write into slot $t$.

The status of a given slot is strictly monotonic too. Indeed, there are two places where it is updated. As an enqueuer, when we write $2h + 1$, no other enqueuer updated the status since we read it to be $2h$, because only we have been attributed rank $h$. In particular, it remained even, so no dequeuer tried to obtain rank $h$ and update the status of slot $h$. Hence, the status is still $2h$ when we overwrite it with $2h + 1$. Symmetrically, the status is still $2t + 1$ when a dequeuer overwrites it with $2(t + C)$.

### 3.5 Notes on Contention in the Queue

A noteworthy feature of this implementation is that it tries to limit competition between enqueuers and dequeuers. Indeed, enqueuers and dequeuers generally operate on separate references: enqueuers never access tail and dequeuers never access head. Hence in favorable situations—when the buffer is neither empty nor full—there are no enqueuer-dequeuer competitions beyond ones between an enqueuer and a dequeuer of the same rank.

A weakness of this implementation, however, is that it does not enjoy any non-blocking property [Fraser 2004, Chapter 2]: if an enqueuer or a dequeuer halts after it has been attributed a rank but before it updates the corresponding slot, then after some time, any other thread trying to enqueue or dequeue fails.

### 4 PROOF OF THE SPECIFICATION FOR THE RING BUFFER

We now turn to proving the following.

**Theorem 4.1.** There exist predicates isQueue and QueueInv such that the implementation shown in Figure 8 (§3) satisfies the functional specification appearing in Figure 5 (§2.3).

In the Iris methodology, which Cosmo is based on, concurrent protocols are established thanks to ghost state and invariants. Ghost state in Iris is a flexible tool for defining custom resources. It takes values from algebraic structures called CMRAs; for the purpose of this paper, it is enough to think of a CMRA as a set equipped with a binary composition operation ($\odot$) that is partial, associative and commutative. Ghost state values are assigned to ghost variables. The separation logic assertion $\text{own}_{\gamma}a$, where $a$ is an element of some CMRA, intuitively means that we own a fragment of the ghost variable $\gamma$ and that this fragment has value $a$. Unlike what happens with a traditional points-to assertion, the ownership and value of a ghost variable can be split into fragments according to the

\textsuperscript{12}Overwriting the extracted value with a unit value ($\bot$) is unnecessary for functional correctness but it prevents memory leaks.
Formal Verification of a Concurrent Bounded Queue in a Weak Memory Model

\[ \text{IsQueue } \gamma \ T \ H \ [(v_0, V_0), \ldots, (v_{n-1}, V_{n-1})] \triangleq \text{AUTH(Ex(View x View x List(Val x View)))} \]

(a) Ghost state describing the public state

\[ \begin{align*}
\text{STATUSWithView} & \triangleq (\mathbb{Z} \times \text{View}, \subseteq, \sqcup) \\
(s_1, S_1) \subseteq (s_2, S_2) & \triangleq s_1 < s_2 \lor (s_1 = s_2 \land S_1 \sqcup S_2) \\
(s_1, S_1) \sqcup (s_2, S_2) & \triangleq \\
& \begin{cases} 
(s_2, S_2) & \text{if } s_1 < s_2 \\
(s_1, S_1) & \text{if } s_1 > s_2 
\end{cases} 
\end{align*} \]

(b) Semi-lattice defining an order on status-view pairs

\[ \begin{align*}
\text{Witness } \gamma_{\text{mono}} & \triangleq \mathbb{Z} \overset{\text{fin}}{\rightarrow} \text{AUTH(STATUSWithView)} \\
\text{TokenR } \gamma_{\text{tokens}} & \triangleq \overset{\text{fin}}{\circ} \{ k \mapsto () \}^{\gamma_{\text{tokens}}} \\
\text{TokenW } \gamma_{\text{tokens}} & \triangleq \overset{\text{fin}}{\circ} \{ k \mapsto (v, V) \}^{\gamma_{\text{tokens}}} 
\end{align*} \]

(c) Ghost state reflecting the monotonicity of statuses

\[ \begin{align*}
\text{QueueInv q } \gamma & \triangleq \exists \gamma_{\text{mono}} \gamma_{\text{tokens}} \\
\text{QueueInvInner q } \gamma \ y_{\text{mono}} & \triangleq \\
\end{align*} \]

(d) Ghost state implementing tokens

\[ \begin{align*}
\text{QueueInvInner q } \gamma \ y_{\text{mono}} & \triangleq \exists \gamma_{\text{mono}} \gamma_{\text{tokens}} \\
\end{align*} \]

\[ \begin{align*}
\end{align*} \]

(e) Internal invariant of the queue

\[ \begin{align*}
\end{align*} \]

Fig. 9. Definitions of assertions intervening in the proof of the bounded queue

composition operation of the CMRA: $!a \cdot b \vdash_{\text{CMRA}} !a \cdot !b$. In Cosmo, ghost state is objective, as it is independent from the physical state of the memory.

Ghost state can be coupled with invariants such as the ones presented in §2.2 to describe protocols that threads must follow to access shared resources. In Figure 9, one can see how this methodology is used for describing the internal protocol of the queue: the persistent predicate QueueInv $q \gamma$ is in fact an invariant; the exclusive representation predicate IsQueue $\gamma \triangleright \mathcal{H} [(v_0, V_0), ..., (v_{n-1}, V_{n-1})]$ is defined using ghost state, as are several internal resources. We detail these definitions in the following sections.

### 4.1 Public State

The assertion IsQueue $\gamma \triangleright \mathcal{H} [(v_0, V_0), ..., (v_{n-1}, V_{n-1})]$, defined in Figure 9a, exposes to the user the public state of the queue. This public state, as motivated in §2.3, is composed of the tail view, the head view, and the list of current items with their views. It is tied to the internal state of the queue via the use of an authoritative ghost state, stored in a ghost variable $\gamma$. More precisely, the public state is kept in sync with the values which appear in an authoritative assertion $\triangleright \mathcal{H} [(v_0, V_0), ..., (v_{n-1}, V_{n-1})]$, the latter being owned by the internal invariant.

The two assertions satisfy the properties shown in Figure 10a. Rule IsQueue-Agree asserts that the state known to the invariant (first premise) is identical to that known to the representation predicate (second premise). Rule IsQueue-Update asserts that, whenever we own both the representation predicate and its authoritative counterpart, we can update the public state to any other value by taking a ghost update step. Such a ghost update is allowed by the Iris modality denoted $\triangleright$. We achieve these properties by using an adequate CMRA for the values of the ghost variable $\gamma$. This CMRA is built by composing several classical Iris constructs: the exclusive CMRA $\text{Ex}(S)$, and the authoritative CMRA $\text{Auth}(M)$. We do not explain the construction in more detail; we refer the interested reader to the documentation of Iris [Jung et al. 2018].

It is worth remarking that this construction makes the representation predicate exclusive: it is absurd to own simultaneously two assertions of the form IsQueue $\gamma \triangleright \mathcal{H}$.

### 4.2 Internal Invariant

Along with the exclusive representation predicate IsQueue $\gamma \triangleright \mathcal{H} [(v_0, V_0), ..., (v_{n-1}, V_{n-1})]$, we provide the user with a persistent assertion QueueInv $q \gamma$ defined in Figure 9e. It contains the internal invariant governing the queue $q$, whose public state is exposed via the ghost variable $\gamma$. In addition to the public state, there are two more ghost variables, named $\gamma_{\text{mono}}$ and $\gamma_{\text{tokens}}$, which are hidden to the user of the queue but needed internally. Thus they are existentially quantified in this persistent assertion. We will explain the purpose and meaning of these ghost variables in a moment. For now, we look at the internal invariant. QueueInvInner $q \gamma \gamma_{\text{mono}} \gamma_{\text{tokens}}$.

This invariant owns most of the physical locations of the queue: tail, head, statuses, and some parts of the array items. Recall that points-to assertions for atomic cells are objective and can be placed inside an invariant. The array-points-to assertion statuses $\rightsquigarrow_{\text{at}} [s_0, s_1, ..., s_{C-1}, S_{C-1}]$ is a shorthand for the following iterated conjunction:

$$\star \text{ statuses}[i] \rightsquigarrow_{\text{at}} \langle s_i, S_i \rangle$$

Also, since we encode references as arrays of length one, we write tail $\rightsquigarrow_{\text{at}} \langle t, T \rangle$ as a shorthand for tail[0] $\rightsquigarrow_{\text{at}} \langle t, T \rangle$.

Apart from this physical state, the invariant also stores ghost state. It owns the authority on all three ghost variables, $\gamma$, $\gamma_{\text{mono}}$ and $\gamma_{\text{tokens}}$. The authority of $\gamma$ is simple: it ties internal values to the public state of the queue, as explained earlier. We now explain the other two pieces of ghost state.
Formal Verification of a Concurrent Bounded Queue in a Weak Memory Model

\[
\text{IsQueue-\text{Agree}} \quad \bullet (\mathcal{T}, \mathcal{H}, [(v_0, V_0), \ldots, (v_{n-1}, V_{n-1})]) \gamma \quad \text{IsQueue } \gamma \mathcal{T}' \mathcal{H}' \quad [(v'_0, V'_0), \ldots, (v'_{n-1}, V'_{n-1})] \\
\mathcal{T} = \mathcal{T}' \land \mathcal{H} = \mathcal{H}' \land \forall i. \ v = v'_i \land V_i = V'_i
\]

\[
\text{IsQueue-\text{Update}} \quad \bullet (\mathcal{T}, \mathcal{H}, [(v_0, V_0), \ldots, (v_{n-1}, V_{n-1})]) \gamma \quad \text{IsQueue } \gamma \mathcal{T}' \mathcal{H}' \quad [(v'_0, V'_0), \ldots, (v'_{n-1}, V'_{n-1})] \\
\Rightarrow \bullet (\mathcal{T}', \mathcal{H}', [(v'_0, V'_0), \ldots, (v'_{n-1}, V'_{n-1})]) \gamma \quad \text{IsQueue } \gamma \mathcal{T}' \mathcal{H}' \quad [(v'_0, V'_0), \ldots, (v'_{n-1}, V'_{n-1})]
\]

(a) Properties of the representation predicate

\[
\text{Witness-\text{Persistent}} \quad \text{Witness-Order} \\
\text{persistent}(\text{Witness } \gamma_{\text{mono}} i (s, S)) \quad (s', S') \subseteq (s, S)
\]

\[
\text{Witness-\text{Update}} \\
\text{Witness-\text{Order}} \\
\Rightarrow \text{Witness } \gamma_{\text{mono}} i (s', S')
\]

(b) Properties of witnesses

\[
\text{Token-\text{Exclusive-RR}} \quad \text{Token-\text{Exclusive-RW}} \\
\text{Token-\text{Exclusive-WW}} \\
\text{TokenR-\text{Agree}} \quad \text{TokenW-\text{Agree}} \\
\text{Token-\text{Update-RW}} \\
\text{Token-\text{Update-WR}}
\]

(c) Properties of tokens

Fig. 10. Axiomatic description of the ghost state of the queue
4.3 Monotonicity of Statuses

The purpose of the ghost variable \( γ_{\text{mono}} \) is to reflect the fact that statuses are monotonic. More precisely, they are strictly monotonic: every write to a status cell necessarily increases its value. As a consequence, as long as the value of a status cell has not increased, we know that no write happened to it and, in particular, that the view that it stores has not increased either. In other words, we have the monotonicity of the value-view pair stored in a status cell, for the lexicographic order where the order on views is reversed:

\[
(s_1, S_1) \subseteq (s_2, S_2) \iff s_1 < s_2 \lor (s_1 = s_2 \land S_1 \nsubseteq S_2)
\]

This stronger monotonicity property will be used in proofs, and specifying it is thus an additional requirement of working with a weak memory model.

To reflect monotonicity of the status of offset \( i \), we use two assertions, \( \{ i \mapsto \bullet (s, S) \} \gamma_{\text{mono}} \) and Witness \( \gamma_{\text{mono}} \ i (s, S) \), connected via a ghost variable \( γ_{\text{mono}} \). Relevant definitions appear in Figure 9c. The first assertion, owned by the invariant of the queue is connected by the invariant to the value-view pair stored in the status cell. It is exclusive: for any offset \( i \), two assertions of the form \( \{ i \mapsto \bullet (s, S) \} \gamma_{\text{mono}} \) cannot hold simultaneously. The second assertion Witness \( \gamma_{\text{mono}} \ i (s, S) \) means that the value-view pair stored in the status cell is at least \( (s, S) \). Importantly, a witness assertion is persistent: once it has been established, it remains true forever and can be duplicated at will.

We thus have the properties summarized in Figure 10b. Rule Witness-Persistent is the persistence just mentioned. Rule Witness-Order asserts that a witness gives a lower bound on what the status cell currently stores. Rule Witness-Update asserts that we can update a status cell to any larger (or equal) content, and obtain a witness for that content.

We achieve these properties by constructing an adequate CMRA for the values taken by the ghost variable \( γ_{\text{mono}} \). Again, we will not explain standard Iris constructs here, except for one point. The construction involves building a CMRA whose carrier set is \( \mathbb{Z} \times \text{View} \), the set of status-view pairs, and whose inclusion order coincides with the desired order \( \subseteq \). A general recipe for deriving a CMRA structure with a given inclusion order, if that order admits binary joins, consists in taking the join operation as the composition of the CMRA [Timany and Birkedal 2021]. In this case, we equip the product set \( \mathbb{Z} \times \text{View} \) with the join-semilattice structure whose definition appears in Figure 9b.

4.4 Available and Occupied Slots

In Figure 9e, the last two lines of the invariant describe the state of each slot. For clarity, we introduce two abbreviations: the assertion Available \( k (s, S) \) represents slot \( \hat{k} \) being available for a future item of rank \( k + C \); the assertion Occupied \( k (s, S) (v, \mathcal{V}) \) represents slot \( \hat{k} \) being occupied by the item of rank \( k \), whose value is \( v \) with the associated view \( \mathcal{V} \). In these two abbreviations, the status field of the slot has value \( s \) and stores view \( S \). These abbreviations are also where we keep the ownership of the non-atomic cell \( \text{items}[\hat{k}] \), via a points-to assertion.

Recall that, in Cosmo, unlike an atomic points-to assertion, a non-atomic points-to assertion is subjective: its truth depends on the view of the subject thread. As a consequence, it cannot be placed in an invariant as is. In order to share this assertion, we must explicitly indicate at which view it holds. This is the purpose of the \( @ \) connective.

At which view can we own a non-atomic memory cell? At a view which contains the latest write event to that cell. Fortunately, in our case, any thread—enqueue or dequeue—which writes to the non-atomic cell \( \text{items}[\hat{k}] \) then writes to the atomic cell \( \text{statuses}[\hat{k}] \). Thus it adds its knowledge, including its own write to the item field, to the view \( S \) stored by the status field.

\(^{13}\)For two elements \( a \) and \( b \) of a CMRA \( M \), we say that \( b \) is included in \( a \) if there exists some \( c \) such that \( a = b \cdot c \).
With all this said, a first attempt at representing the buffer might look as follows:

\[
\text{QueueInvInner} \equiv \begin{cases} 
\vdots 
\binom{\text{Available}}{\text{Occupied}} 
\begin{array}{c} 
\text{Available } k (s_k, S_k) \\
\text{Occupied } k (s_k, S_k) (v_k, V_k) 
\end{array} \\
\begin{array}{c} 
\binom{h-C \leq k < t}{t \leq k < h} 
\end{array} 
\end{cases}
\]

That is, we describe the \( C \) slots by ranging from \( h-C \) to \( h \). The indices from \( h-C \) to \( t \) correspond to available slots, while indices from \( t \) to \( h \) correspond to slots occupied by the items of the queue. In both cases, we own the item field at the view \( S \) which is stored in the corresponding status field. The item field of an available slot stores an arbitrary value, while for an occupied slot it stores the item \( v \).

An occupied slot should also carry the view \( V \) which the queue is supposed to transfer from the enqueuer to the dequeuer alongside item \( v \). This again relies on the view \( S \): the enqueuer adds \( V \) to \( S \) when updating the status, and the dequeuer adds \( S \) into its own view when reading the status; so, to retrieve \( V \), it is enough to state the inclusion \( V \subseteq S \).

The tentative invariant stated above, however, is not correct: while an invariant has to hold at any point of the execution, the assertion above is temporarily invalidated when a thread enqueues or dequeues. Specifically, the thread breaks the assertion when it increments head or tail, thus committing to enqueuing or dequeuing, until it updates the status of the corresponding slot. It is thus necessary to represent slots which are in a temporary state. In the actual invariant shown in Figure 9e, slots from \( h-C \) to \( t \) are either available or in a temporary state where they appear as occupied (\( s_k = 2k + 1 \)), until a dequeuer finishes emptying them; slots from \( t \) to \( h \) are either occupied or in a temporary state where they appear as available (\( s_k = 2k \)), until an enqueuer finishes filling them.

When an enqueuer or dequeuer moves a slot into a temporary state, it takes ownership of its item field, so that it can write to it. Hence the invariant does not have the corresponding points-to assertion. The thread must give it back when updating the status.

4.5 Slot Tokens

This time frame—when a slot is in a temporary state—is also when the last piece of ghost state, stored in the ghost variable \( \gamma_{\text{tokens}} \), intervenes. Other threads can make the queue progress between the moment when an enqueuer is attributed rank \( k \), and the moment when it returns the updated slot to the invariant. An enqueuer needs the assurance that the queue has not gotten too far and attributed the slot on which it was working to a dequeuer, or to another enqueuer in a subsequent cycle.

To this effect, we start by stating how advances of the head and tail are limited with respect to one another; indeed, we prove these inequalities as part of the invariant:

\[ 0 \leq t \leq h \leq t + C \]

We also maintain in existence one token for each rank from \( h-C \) to \( h \). These tokens are exclusive assertions, and there cannot exist two tokens whose ranks are congruent modulo \( C \). Hence the token of rank \( k \) is enough to grant unique write access to slot \( k \). We use it as follows.

1. When an enqueuer is attributed rank \( k \), it borrows a newly created token of the same rank.

(2) When returning the updated slot to the invariant, the enqueuer also returns the token; from
that moment the token is thus kept in the assertion Occupied $k (s, S)(v, V)$.
(3) When a dequeuer is attributed rank $k$, it claims that assertion and borrows the token.
(4) When returning the updated slot to the invariant, the dequeuer also returns the token; from
that moment the token is thus kept in the assertion Available $k (s, S)$.

In step 1, the token is created while destructing the token of rank $k - C$ taken from the assertion
Available $(k - C)$, which represents the available cell that the thread claims for enqueuing.

To be able to distinguish between the two temporary states (enqueuing and dequeuing), we give
the token a flavor: from steps 1 to 2 it is a write token; from steps 3 to 4 it is a read token. At any
moment, there are read tokens from rank $h - C$ to $t$, and write tokens from $t$ to $h$.

We have a last requirement: when an enqueuer is attributed rank $k$, the new item is added to
the public state immediately—the CAS operation on head is the commit point of enqueuing—even
though the enqueuer has not actually written the item yet. When it finally returns the updated
slot, the enqueuer has lost track of the public state, which may have continued to progress in the
meantime. At that moment, it thus needs a reminder that the item it just wrote is indeed the one it
was expected to write. We implement this by adding the value $v$—and view $V$—of the item as a
payload to the write token.

The read token of rank $k$ is denoted by TokenR $\gamma$ tokens $k$, while the write token of rank $k$ with
payload $v$ and $V$ is denoted by TokenW $\gamma$ tokens $k (v, V)$. Their authoritative counterpart, owned
by the invariant, is an assertion of the form $\{ m \}$ tokens where $m$ is a finite map. Its domain is the
range $[h - C, h)$ of ranks which have a token, and its images are the payload (considering that
read tokens bear a payload of $()$). In the invariant, the value of the map is connected to that of the
public state.

The assertions are defined in Figure 9d and satisfy the properties in Figure 10c. The first three
properties say that tokens are exclusive. The next two say that tokens agree with the authoritative
counterpart, hence with the public state. Rule Token-Update-RW corresponds to step 1 in the list
above, where we create a write token of rank $k$ by destructing a read token of rank $k - C$. Likewise,
rule Token-Update-WR corresponds to step 3, where we turn a write token into a read token of
the same rank.

In addition to these rules, the finite map described in the internal invariant is such that, whenever
we own a read token (respectively a write token), the rank of this token necessarily lies in the
range $[h - C, t)$ (respectively $[t, h)$), where $t$ and $h$ are the values of tail and head which are
existentially quantified in the invariant. Thanks to that property, at step 4 (respectively 2), when a
dequeuer (respectively an enqueuer) returns the token, it knows that the rank it has been operating
on is still in the right range—in other words, that the queue has not advanced too far while the
thread was working.

There are more properties that are invariants of the queue, and thus could be stated and verified.
However, they are not needed to prove that the code satisfies its specification. For example, the
fact that tail and head are strictly monotonic, and the fact that statuses are non-negative, are not
explicitly used.

4.6 Logical Atomicity

The specification that we wish to prove is a logically atomic Hoare triple. The definition of such
triples for Iris is given by Jung et al. [2015, §7] and further refined by Jung [2019]. It turns out that
this definition can be ported as is using the connectives of Cosmo. As we will see in §4.7 and §5.3,
the logically atomic triples so defined can be proved and are sufficient for interesting clients.
We do not attempt to replicate in this paper the full definition. An approximate definition that suffices
We now outline the proof that \( \text{try_enqueue} \) is valid for any postcondition chosen by the client. Given that \( \Psi \) is arbitrary, the only means of establishing this postcondition is to use the premise \( \top \models \exists x. P \) only, as required.

In this formula, the variable \( P \) is a Cosmo assertion (of type \( \text{vProp} \)); the variables \( \Phi \) and \( \Psi \) are predicates on values (of type \( \text{Val} \to \text{vProp} \)); \( P \) and \( \Phi \) may refer to the same value \( x \). The assertion \( \text{wp} \, e \, \{ \Psi \} \) is the weakest precondition for program \( e \) and postcondition \( \Psi \) (in Iris, Hoare triples are syntactic sugar for weakest preconditions).

The purpose of a logically atomic triple is to give a specification to a non-atomic program \( e \) as if it were atomic. In practice, we require that the proof of \( e \) accesses the precondition and turns it into the postcondition in one atomic step only, which we call the commit point of this logically atomic program. That is, if \( e \) satisfies the triple \( \langle x. \, P \rangle \, e \, \langle \Phi \rangle \), then it can perform several steps of computation but, as soon as it accesses the resource \( P \), it must return the resource \( \Phi \) in the same step of computation.

Once it has done so, \( e \) can perform further computation steps but \( P \) is not available anymore. As explained in §2.2, thanks to this constraint, the client of this specification can open invariants around \( e \) as if \( e \) were atomic.

To capture this atomicity requirement, we ask the proof of the logically atomic triple for \( e \) to be valid for any postcondition \( \Psi \) chosen by the client. Given that \( \Psi \) is arbitrary, the only means of establishing this postcondition is to use the premise \( \top \models \exists x. P \) only, as required.

The \( \text{fancy updates} \) \( \top \models \emptyset \) and \( \emptyset \models \top \) require that the atomic update be used during one atomic step only, as required.

Using the invariant rules of Iris [Jung et al. 2018], it is easy to show that atomic updates can be used to open and close invariants. Rule \( \text{LAInv} \) follows as a corollary, rule \( \text{LAHoare} \) is immediate.

### 4.7 Proof of \text{try_enqueue}

We now outline the proof that \( \text{try_enqueue} \) satisfies its specification from Figure 5. The proof for \( \text{try_dequeue} \) is similar; those for enqueue and dequeue are deduced from the previous two by an obvious induction; and the proof of \( \text{make} \) is simply a matter of initializing the ghost state. The interested reader may find these proofs, conducted in the Coq proof assistant, in our repository [Mével et al. 2021].

Recalling here the specification in Figure 5, and unfolding the definition of \( \text{QueueInv} \, q \, y \), we ought to prove the following assertion:

\[
\lambda b. \, \{ \text{IsQueue} \, \gamma \, \top \, (\text{H} \sqcup \nu) \, \{ (v_0, \nu_0), \ldots, (v_{n-1}, \nu_{n-1}) \} \} \equiv \top \, b = \text{false} \\
\lambda b. \, \{ \text{IsQueue} \, \gamma \, \top \, \{ (v_0, \nu_0), \ldots, (v_{n-1}, \nu_{n-1}) \} \} \equiv \top \, b = \text{true}
\]

\[
\lambda b. \, \{ \text{QueueInvInner} \, q \, y \, \text{mono} \, y \, \text{tokens} \} \equiv \top \, b = \text{false}
\]

\[
\lambda b. \, \{ \text{QueueInvInner} \, q \, y \, \text{mono} \, y \, \text{tokens} \} \equiv \top \, b = \text{true}
\]

\[\text{14}\]The full definition of logically atomic triples allows to access the precondition atomically before the commit point, hence without turning it into the postcondition. This is called aborting; it is not needed in our proof, and out of the scope of this paper.
After unfolding the logically atomic triple, we must prove wp (try_enqueue q v) {Ψ} for any Ψ, when in the proof context we have the internal invariant of the queue (with ghost variables γ, γmono, γtokens) as well as the atomic update whose precondition and postcondition are that of the triple above. We then step through the program using usual weakest-precondition calculus.

The first interesting step is the atomic read of head. The ownership of that reference is shared in the invariant of the queue. Hence, to access it, we must open the invariant; then we get the points-to assertion, we can step through the read operation, return the points-to assertion and close the invariant again. After we have done so, and thus forgotten all the quantities which are existentially quantified inside that invariant, we learn little about the value that has just been read, excepted that it is a non-negative integer, say k.

The second interesting step is the atomic read at index \( \widehat{k} \) of the array statuses. Again the invariant owns this cell, so we open it around the read instruction. This read yields some value \( s^1 \) and, since it is atomic, it also augments our current (thread) view with the view \( S^1 \) which, at this moment, is stored in this cell. In other words, we gain the (persistent) assertion \( \Uparrow S^1 \). We can remember more information before closing the invariant: indeed, from the authority of \( γmono \) found in the invariant, we derive a witness for the strict monotonicity of the status that we just read: Witness \( γmono \) \( \widehat{k} \) \( (s^1, S^1) \).

Next, the program tests whether \( s^1 = 2k \). If the test fails, then the program returns false. In this case, we have to provide as postcondition of the logically atomic triple the untouched representation predicate that is in its precondition (IsQueue \( γ T \mathcal{H} [(v_0, V_0), \ldots, (v_{n-1}, V_{n-1})] \)). We do this by committing the atomic update in a trivial way, then conclude the proof.

If \( s^1 = 2k \), the program proceeds to performing CAS head \( k \) \( (k + 1) \). To access head, we open the invariant again. If that operation fails, the program also returns false and, after closing the invariant without having updated ghost state, we conclude as before.

If the CAS succeeds, then a number of things happen logically. First, if \( h \) and \( t \) are the values of head and tail at the moment of the CAS, then \( h = k \). Second, we deduce that the buffer is not full, i.e. \( h < t + C \). Indeed, the invariant directly gives us \( h \leq t + C \); if we had \( h = t + C \), then in particular, \( t \leq k - C < h \), so the invariant would own the following for slot \( \widehat{k - C} \):

\[
\text{Occupied} \ (k - C) \ (s_{\widehat{k-C}}^\widehat{\cdot}, S_{\widehat{k-C}}^\widehat{\cdot}) \ (v_{k-C}, V_{k-C}) \lor s_{\widehat{k-C}} = 2(k - C)
\]

Because \( \widehat{k - C} = \widehat{k} \), this implies:

\[
s_{\widehat{k}} = 2(k - C) + 1 \lor s_{\widehat{k}} = 2(k - C)
\]

In either case, we get \( s_{\widehat{k}} < 2k = s^1 \), which contradicts the monotonicity of the status of that slot. We derive the contradiction by combining the assertion Witness \( γmono \) \( \widehat{k} \) \( (s^1, S^1) \) that we had since we read the status, and the authority \( \bullet (s_{\widehat{k}}^\widehat{\cdot}, S_{\widehat{k}}^\widehat{\cdot}) γmono \) that is found in the invariant.

Third, we thus know that \( h - C \leq \widehat{k - C} < t \), so that the invariant gives us:

\[
\text{Available} \ (k - C) \ (s_{\widehat{k-C}}^\widehat{\cdot}, S_{\widehat{k-C}}^\widehat{\cdot}) \lor s_{\widehat{k-C}} = 2(k - C) + 1
\]

Again the second disjunct is absurd because the status is monotonic. Hence the slot we are claiming is available indeed. From this we get \( s_{\widehat{k}} = 2k = s^1 \), the points-to assertion \( (\it{items}[\widehat{k}] \sim_{\text{na}} -) \) @ \( S_{\widehat{k}}^\widehat{\cdot} \) and the read token of rank \( k - C \). The sets of read tokens and write tokens depend on the value of tail and head, and we have just incremented the latter, to \( k + 1 \), so we destruct the read token of rank \( k - C \) and create a write token of rank \( k \) instead, giving it as payload the item \( (v, V) \) that we are trying to enqueue.
This is also when the strict monotonicity of the status comes into play: because $s_k = s^1$, it gives us $S_k \subseteq S^1$. But we have $\uparrow S^1$ in our proof context, so we obtain the points-to assertion as a subjective assertion: $\text{items}[\tilde{k}] \sim_{\text{na}} \cdot$.

We commit the atomic update now. Indeed the successful CAS is the commit point of \texttt{try_enqueue}. We know that the program will return $\text{true}$, so we must provide the corresponding postcondition of the logically atomic triple, where our item $(v, V)$ has been appended to the public state of the queue. Thus we take a ghost step to update this public state. By committing, we finally obtain the assertion $\Psi \text{true}$ that will serve at the end of the proof, since $\text{true}$ is the return value of the operation. Along the way, we also collect the persistent assertion $\uparrow V$ from the precondition of the logically atomic triple.

Finally, we keep on our side the write token, the non-atomic points-to assertion $\text{items}[\tilde{k}] \sim_{\text{na}} v$, we reconstruct the invariant, updated for the new value of head, and we close it.

The next step of the program writes the value $v$ to the non-atomic item field, which is easy since we have the points-to assertion at hand. This assertion then becomes $\text{items}[\tilde{k}] \sim_{\text{na}} v$. We turn it back to an objective assertion, which gives us a view $W$ and two assertions $\uparrow W$ and $(\text{items}[\tilde{k}] \sim_{\text{na}} v) \circ W$.

The last step of the program is to update the (atomic) status of the slot. Once more we open the invariant. If we again note $h$ and $t$ the current values of head and tail (potentially different from the last time we opened the invariant), then owning a write token for rank $k$ teaches us that $t \leq k < h$. The invariant then gives us for slot $b_k$:

\[ \text{Occupied } k \ (s^2, S^2) \ (v, V) \quad \land \quad s^2 = 2k \]

The left disjunct would own our write token, but we already have it and it is exclusive; hence we are in the right disjunct, $s^2 = 2k = s^1$. We perform the atomic write with value $s^2 \triangleq 2k + 1$ (strict monotonicity is respected), and since we have both $\uparrow V$ and $\uparrow W$ in context, we can push the view $S^2 = V \cup W$ to this atomic location while writing. We then switch to the left disjunct, by constituting the assertion:

\[
\text{Occupied } k \ (s^2, S^2) \ (v, V) \quad \land \quad \begin{cases} 
  s^2 = 2k + 1 \\
  (\text{items}[\tilde{k}] \sim_{\text{na}} v) \circ S^2 \\
  \text{TokenW } \gamma_{\text{tokens}} k \ (v, V) \\
  V \subseteq S^2
\end{cases}
\]

Hence we return the non-atomic points-to assertion and the write token to the invariant before closing it.

5 A SIMPLE PIPELINE

We now demonstrate the use of our specification of a concurrent queue by a simple client application, that chains two treatments on a sequence of data, where each treatment is applied in a separate thread. Thus the sequence of intermediate values is transferred from a producer to a consumer using a concurrent queue.

5.1 Implementation of the Pipeline

The code of the application is presented in Figure 11. It provides a single function, \texttt{pipeline}, which takes as arguments two functions $g$ and $f$, a sequence $xs$, and returns a sequence obtained by applying $g \circ f$ to each item of the input sequence. The functions $g$ and $f$ need not be pure: they can have side effects and rely on some state.
let pipeline $g \ f \ xs =$
let $n = \text{length} \ xs$ in
let $ys = \text{make} ()$ in
fork (pipef $n \ xs \ ys \ f$);
let $zs = \text{array}_{na}[n]()$ in
pipeg $n \ ys \ zs \ g$;

Fig. 11. Implementation of a pipeline

$$\begin{aligned} 
\text{pipeline} & \quad g \ f \ xs \\
\{ |xs| = n \ast xs \sim_{na}^* [x_0, \ldots, x_{n-1}] \ast \ \ast & \wp f x_k \{ \lambda y. \wp g y \{ \lambda z. R k z \} \} \}
\end{aligned}$$

$$\begin{aligned}
\lambda zs. \exists z_0, \ldots, z_{n-1}. |zs| = n \ast zs \sim_{na}^* [z_0, \ldots, z_{n-1}] \ast \ \ast & \ R k z_k
\end{aligned}$$

Fig. 12. A specification for the pipeline

For simplicity, input and output sequences are encoded as (non-atomic) arrays, whose length can be obtained via a primitive operation $\text{length}$. However the implementation can be modified to consume and produce lists of unknown length, or even infinite streams, provided an encoding of such data structures; we would then use a sentinel value in the queue to signal the end of stream.

The code is straightforward: we create a concurrent queue $ys$, then we fork a thread. The queue is shared between the main thread and the forked thread, while $xs$ is transmitted to the forked thread. The forked thread reads items from $xs$ in turn, applies $f$ to them and enqueues the results.

The main thread creates a new (non-atomic) array $zs$ to store the output; then, it dequeues $n$ items, where $n$ is the number of items in the input sequence, applies $g$ to them, and adds the results to $zs$. Finally, it returns $zs$.

5.2 Specification of the Pipeline

A possible specification for this pipeline is shown in Figure 12. It is higher-order, and expressed using the weakest-precondition predicate.

In postcondition we obtain one assertion $R k z_k$ for each item of the stream, related to its position $k$ (in particular, $R$ may relate the output value $z_k$ to the input value $x_k$).

In the precondition, essentially, we want to state that for some predicates $P$ and $Q$, we have the assertions $P k x_k$ for all items of the input stream, and functions $f$ and $g$ satisfy Hoare triples of the form:

$$\{ P k x \} f x \{ \lambda y. Q k y \}$$

$$\{ Q k y \} g y \{ \lambda z. R k z \}$$

so that, by the chaining rule, the composition satisfies:

$$\{ P k x \} g (f x) \{ \lambda z. R k z \}$$

By using weakest preconditions instead of Hoare triples, we avoid mentioning the predicate $P$; by taking advantage of the higher-order nature of Iris, we can nest the triples so as to conceal the intermediate predicate $Q$. 

We know prove the following result.

**(5.3) Proof of the Specification for the Pipeline**

We use the primitive Cosmo assertion $|\text{xs}| = n$ to stipulate that the length of a given array is $n$ (recall that the array-points-to assertion is shorthand for a separating conjunction of points-to assertions for cells of the array in some range of indices, but it does not state that there are no cells beyond those mentioned).

---

### Fig. 13. Internal invariants of the pipeline

We again associate the queue to a ghost variable $\gamma$. In addition, we use two ghost variables $\gamma_f$ and $\gamma_g$ whose values are the current positions $n_f$ and $n_g$ of the loops computing $f$ and $g$, respectively. This ghost state allows both threads, while in their respecting loops, to agree with the shared invariant on these values. At any time, we have $0 \leq n_g \leq n_f \leq n$.

- Indices in the range $[n_f, n)$ have not been processed by $f$ yet. Hence, for these indices, we still have the weakest-precondition assertions $\wp f x_k \{-\}$ initially provided to the pipeline. These assertions can be regarded as a permission to run $f$ once on the corresponding items. The thread computing $f$ owns these assertions, and it also owns the array $\text{xs}$ containing the input items.
- Indices in the range $[n_g, n_f)$ have been processed by $f$ but are yet to be processed by $g$. Hence, we have consumed their initial weakest-precondition assertions, and have obtained weakest-precondition assertions $\wp g y_k \{-\}$ as a result. These assertions are stored in the shared invariant. The invariant also owns the queue $\text{ys}$, whose contents are the intermediate items for exactly this range of indices.
• Indices in the range \([0, n_g]\) have been processed by both \(f\) and \(g\). Hence, we have consumed their intermediate weakest-precondition assertions, and have obtained postconditions \(R_k z_k\) as a result. These are owned by the thread computing \(g\), along with the array \(zs\) which contains the output items.

The key point is that the assertion \(wp g y_k \{\neg\}\) has been given by the thread computing \(f\) to the invariant when enqueueing the corresponding item, and will be taken by the thread computing \(g\) when dequeuing that item. This assertion is thus exchanged between two threads with differing views of the shared memory, and transits via a neutral ground: an objective invariant. We make the assertion objective by specifying at which view it holds: namely, the view \(V_k\) which the enqueuer had and which the dequeuer will acquire. Therefore, we rely crucially on the enqueuer-to-dequeuer synchronization guaranteed by the queue.

With these invariant assertions correctly stated, the proof is rather straightforward. When creating the pipeline, we have \(0 = n_g = n_f\) and assertions \(PipeInvInner\) and \(PipeG\) hold trivially (the queue is empty and there are no output items computed yet); the assertion \(PipeF\) is constituted exactly from the preconditions of the pipeline (Figure 12), and is given by the main thread to the child thread that will compute \(f\). When the pipeline has completed its work, we have \(n_g = n_f = n\) and the assertion \(PipeG\) provides exactly the postcondition of the pipeline.

Thanks to the logically atomic triples in the specification of the queue, when enqueueing (respectively, dequeueing), we can open the invariant of the pipeline and move assertions to it (respectively, from it) as already explained.

6 RELATED WORK
The verification of fine-grained concurrent data structures is a well-studied problem with a particularly rich literature. Several approaches were tried, targeting various verification frameworks, various data structures in different contexts.

The notion of linearizability is central for specifying such libraries. Dongol and Derrick [2015] gave a survey of the different techniques used for linearizability of concurrent libraries at that time. Of particular interest in the context of separation logic is the technique of logical atomicity, which has been recently proved to be equivalent to linearizability [Birkedal et al. 2021] in the context of a sequentially consistent model. This concept has been developed through several iterations over the last decade [da Rocha Pinto et al. 2014; Jung et al. 2015; Jacobs and Piessens 2011; Svendsen et al. 2013; Jung et al. 2020]. In the present work, we adapt an unpublished, modern version of Iris’s logically atomic triples [Jung 2019], to the setting of Cosmo. This is, to the best of our knowledge, the first use of logical atomicity in a weakly consistent setting.

Another popular approach for proving the correctness of concurrent libraries is the use of refinement with respect to a simpler implementation. This is the track chosen by ReLoC [Frumin et al. 2018], which has recently been combined with logical atomicity [Frumin et al. 2020]. Interestingly, ReLoC has been recently used for proving the correctness of several concurrent queue implementations [Vindum and Birkedal 2021; Vindum et al. 2021], one of which is very close to ours. However, these proofs do not handle relaxed memory behaviors, so that they do not provide a solution to the problem of specifying the lack of happens-before relationship between some data structure accesses, which we discussed in §2.3. Because it lacks some happens-before relationships, our queue implementation is not a refinement of a naive implementation which would use a lock to protect a sequential implementation, so a refinement-based approach would not be useful for proving our library correct. The refinement approach has also been used to prove correct some data structures used in a concurrent garbage collector [Zakowski et al. 2018].
In a weakly consistent setting, new problems arise. As discussed in §2.3, even the definition of linearizability needs special care. Smith et al. [2019] propose new definitions of linearizability for the case of weak memory models. In contrast, other authors have developed new kinds of specifications which allow for weak behaviors of the library itself [Krishna et al. 2020; Emmi and Enea 2019; Raad et al. 2019]. We found that our method of combining logically atomic triples with views is expressive and allows for concise specifications at the same time. Previous works include the generalization of various methods to weak consistency: Lê et al. [2013b,a] used manual methods directly tied to the axiomatic memory model to prove the correctness of a queue and of a work-stealing algorithm, while Lahav and Vafeiadis [2015] adapted the Owicki-Gries methodology to the release-acquire fragment of the C11 memory model and applied it to verify a read-copy-update library. The idea of a separation logic for programs with a relaxed memory semantics has been first developed in the RSL logic [Vafeiadis and Narayan 2013], and further developed in subsequent work [Turon et al. 2014; Doko and Vafeiadis 2016; Kaiser et al. 2017; Dang et al. 2020; Mével et al. 2020]. None of these papers addressed the problem of the full functional correctness of a data structure. In particular, the specification proposed for a circular buffer in GPS [Turon et al. 2014] is a weak specification in the style of the persistent specification given at the end of §2.2: in contrast to ours, it does not specify in which order the elements leave the queue.

REFERENCES


