GaN HEMTs for millimeter-wave applications: Status and Challenges

F. Medjdoub, CNRS - IEMN

R. Kabouche, R. Pecheux, L. Chenu, T. Defais, M. Zegaoui



OUTLINE

o Introduction

- Challenges and issues for mmW GaN devices
- Development of AlN/GaN heterostructure at IEMN
- o Conclusion

Future communication in mmW frequency range



Communication in Millimeter-Wave Frequencies

Towards significantly increased bandwidth



Millimeter Waves Will Expand The Wireless Future with larger bandwidth and smaller device size: more antennas, denser networks, faster communications, larger storage...

Towards 5G Networks

Comparison of Johnson's figure-of-merit (JFoM) among various high-speed device technologies



 $f_T \times V_{BK}$ five times better for GaN (theoretically this is true up to THz range)

GaN devices delivered on their promises

- Significant advantages over GaAs technology or TWT
 - Small size + high robustness (T°C, damp conditions) make GaN transistors the preferred choice for next generation SSPA



6.5W Ku-band GaAs Power Amplifier

20W Ku-band GaN Power Amplifier

- In order to overcome the TWT, GaN will have to show extremely high power and efficiency also at higher frequency.
- High power density (e.g. high operating voltage) of a single
 GaN device has to be maintained while increasing frequency of operation.

GaN will cover the entire frequency range

Even though major challenges are still to be overcome beyond 30 GHz such as high V_{BK} , reliability and especially high PAE



Frequency

Issues and limitations for mmW applications

- Bias operation:
 - ✓ V_{DS} ≤ 15 V at 40 GHz and above
- Gate and drain leakage currents under high electric field
- Limited efficiency
 ✓ PAE ≤ 40% at 40 GHz +
- Reliability
 - ✓ Not yet demonstrated on sub-150 nm GaN technology

Limiting factors of GaN device PAE

- High gain at frequency of operation (i.e. high frequency performances)
- $_{\rm O}$ Low $R_{\rm ON}$ (minimizing the losses)
- Self-heating (i.e. T_{channel}) affecting the effective electron mobility under high bias
- Trapping effects both from surface and buffer to avoid dc to RF dispersion

Device robustness and reliability: crucial for any applications

➢ GaN RF industrial devices currently qualified up to K band (~30 GHz) using standard AlGaN/GaN structure with gate length down to 0.15 µm

Improved epilayers quality:

bulk traps, interfaces, point defects...

Technology:

Ohmic contacts reproducibly < 0.4 Ω.mm

Schottky contact: low gate leakage current

Passivation: low surface trapping

Epi & device design:

%Al into the barrier layer and use of field plates to reduce the electric field peak around the gate

Larger device topology in order to decrease the self-heating

Key factors to achieve highly reliable GaN RF devices

Important device scaling features for high frequency operation (a) and an equivalent circuit model



○ For Ka band and above (35 GHz +), the power gain becomes an issue with standard AlGaN barrier by using L_G ≤ 0.15 µm



Gate recess for mmW GaN devices: not an option !





under high electric field (defect induced by plasma is the killer)

Because of the lack of efficient chemical (low damage) etching solution for GaNbased material





Device robustness and reliability: crucial for any applications

For mmW apps, reduction of %AI, use of FP or large device design are not possible

<u>Improved</u> epilayers quality:

bulk traps, interfaces, point defects...

Technology:

Ohmic contacts reproducibly < 0.4 Ω.mm

Schottky contact: low gate leakage current

Passivation: low surface trapping

<u>Epi & device design:</u>

% Al into the barrier layer and use of field plates to reduce the electric field peak around the gate

Larger drivice topology in order to decrease the self-heating

Top RF performances achieved with ultrathin Al-rich HEMTs up to the W-band



AIN/GaN HEMTs with high PAE at V-band M. Micovic et al, IEEE EDL, 38 (12) 2017 from HRL

However still limited in terms of leakage current, breakdown voltage, and reliability (to be proven)

OUTLINE

o Introduction

Challenges and issues for mmW GaN devices

Development of AlN/GaN heterostructure at IEMN

o Conclusion

DC-to-RF dispersion



GaN-based heterostructures: inherent surface charges dependent on the electric field, directly interacting with the 2DEG and creating a so-called virtual gate that extends the depletion region, especially when the surface is close to the 2DEG.

Surface charges needs to be properly passivated, otherwise the maximum current available during a microwave power measurement will be limited.

HEMT Surface Passivation with SiN



Cleaning procedures for GaN are based on nitridation (N2 plasmas, NH3 plasmas, (NH4)2S, Thermal treatments in N2 or NH3) + ex-situ SiN passivation



HEMT Surface Passivation with in-situ SiN



SiN deposited inside the MOCVD tool ending the heterostructure growth

- Clean interface
- Crystalline interface
- Relaxation prevention

Benefit of in-situ SiN cap layer



AIN/GaN heterostructure



An old idea but difficult to achieve:

Use of the widest III-N bandgap (AIN), theoretically the most attractive material to maintain high polarization while using ultrathin barrier

Challenges:

- Leakage through / on top of the ultrathin barrier
- Leakage following extra PECVD SiN passivation
- Leakage due to punch-through effects (electron injection into the buffer)
 - Trapping effects: surface close to the 2DEG



Low gate leakage through only 3 nm AIN barrier



 High surface quality owing to the in-situ SiN preventing strain relaxation

 Low Schottky gate leakage deposited directly on the AIN barrier layer (see forward diode)

Buffer confinement for high voltage operation

What about high voltage operation when using ultrashort GaN devices?



Poor electron confinement can be expected even if the material and processing are of high quality

Back barrier needed

Punch-through effect: Poor electron confinement even if the material and processing are of high quality



DHFET

in- situ SiN cap layer (3nm) AIN barrier layer (6 nm)

GaN channel (150 nm)

AlGaN buffer layer (1.5 µm) 8% Al

Transition layers

4-inch HR Si (111) substrate

Introduction of an AIGaN back barrier to prevent the electron injection under high bias (double heterostructure: DHFET)

AIN/GaN DHFET under high bias



- Low Gate leakage current in both cases
- Huge drain leakage current: punch-through effect !

AIN/GaN DHFET under high bias



- Low Gate leakage current in both cases
- Low drain leakage: punch-through effect significantly reduced resulting in high V_{BK} (2 µA/mm @ V_{DS} = 50 V)

Improvement of the electron confinement under high electric field to further push the GaN performance limits



 Outstanding subthreshold leakage current < 1 µA/mm for sub-150 nm L_g while using a Schottky contact on < 5 nm AIN barrier thickness showing an excellent electron confinement owing to an optimized buffer configuration Improvement of the electron confinement under high electric field to further push the GaN performance limits



BV about 100 V/µm for GD < 2 µm while using L_g sub-150 nm with extremely low leakage current < 1µA/mm up to 150 V which is quite untypical

High combination: $f_{max} \times V_{BK}$



Fully reproducible devices delivering both high breakdown and high f_{max}

Improved dynamic behavior in short GaN devices

AIN/GaN devices using a critical SiN cap thickness $(L_G \text{ down to sub-100 nm})$



 Low trapping effects under 500 ns pulse width in highly scaled AIN/GaN devices

0.15 µm AIN/GaN-on-SiC power measurement @ 10 and 18 GHz



High PAE for the first time on sub-10 nm barrier GaN devices

0.15 µm AIN/GaN-on-SiC power measurement @ 10 and 18 GHz



• High bias operation with ultrathin barrier GaN devices

• High PAE maintained up to high power densities

0.12 µm AlN/GaN-on-SiC power measurements @ 40 GHz





Device robustness



Degradation due to self heating resulting from the poor thermal dissipation of the thick AIGaN back barrier AIN/GaN DHFET is a very good solution up to about 15 V drain bias operation with excellent performance but other buffer configurations are needed to operate beyond 15 V

For short GaN devices, it seems that hot electron is one of the prime factor degrading the reliability.

Change in the buffer layers: From AlN/GaN DHFET to C-doped HEMT

DHFET

HEMT



Much better thermal dissipation expected in HEMT configuration but what about electron confinement and trapping effects

DC Characteristics of AIN/GaN C-doped HEMT



1.4 A/mm @ V_{GS} = 2V
 High current density
 owing to high Ns

- Low leakage current (<1µA/mm)</p>
- High electronic confinement
- High frequency performance F_T=60GHz/F_{MAX}=200GHz
- Operation bias up to 30V with high gain @ 40 GHz

Comparison of the AIN/GaN DHFET and HEMT using $L_G = 120$ nm



Comparison of the AIN/GaN DHFET and HEMT using $L_G = 120$ nm



- ✓ High power density in both cases
- ✓ Strong degradation of the PAE at V_{DS} = 25V for the DHFET due to self-heating despite the pulsed mode.

Comparison of the AIN/GaN DHFET and HEMT using $L_G = 120$ nm



✓ Better PAE for the HEMT attributed to a better thermal dissipation

✓ State-of-the-art PAE @ 40 GHz

AIN/GaN Device robustness



AIN/GaN Device robustness



- The absence of degradation shows the superior thermal conductivity of the carbon-doped GaN buffer as compared to the AIGaN back barrier
- Owing to the better heat dissipation through the buffer, the C-doped HEMT can operate up to V_{DS} =30V against V_{DS} =15V for the DHFET

Conclusion

- Possibility to achieve high breakdown (close to 100 V/µm) under high electric field, with low leakage, and high PAE while using highly scaled sub-10 nm barrier GaN devices
- A critical in-situ SiN cap layer thickness is helpful to enhance the surface robustness resulting in superior device performance and reliability
- Buffer configuration is a key to break the trade-off between electron confinement and self-heating

Bright future for GaN !

Overcoming all challenges in highly scaled nitrides for breakthrough RF performances up to 100 GHz and above will definitely be achieved !

