

InAs/Al0.4Ga0.6Sb side gated vertical TFET on GaAs substrate

Vinay Chinni, Mohammed Zaknoune, X. Wallart, L. Desplanque

▶ To cite this version:

Vinay Chinni, Mohammed Zaknoune, X. Wallart, L. Desplanque. InAs/Al0.4Ga0.6Sb side gated vertical TFET on GaAs substrate. 28th International Conference on Indium Phosphide and Related Materials (IPRM) / 43rd International Symposium on Compound Semiconductors (ISCS), Jun 2016, Toyama, Japan. 10.1109/ICIPRM.2016.7528571. hal-03286183

HAL Id: hal-03286183

https://hal.science/hal-03286183

Submitted on 29 Jul 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

InAs/Al_{0.4}Ga_{0.6}Sb side gated vertical TFET on GaAs substrate

Vinay K. Chinni, Mohamed Zaknoune, Xavier Wallart and Ludovic Desplanque Institut d'Electronique de Microélectronique et de Nanotechnologie, UMR CNRS 8520, Université Lille 1, Cité Scientifique, Avenue Poincaré- CS60069, 59652 Villeneuve-d'Ascq Cedex, FRANCE e-mail: vinay-kumar.chinni@ed.univ-lille1.fr

Abstract— We report on the fabrication of a side gated vertical tunnel field effect transistor (TFET) with a 570 μ A/ μ m ON current at Vds=Vgs=0.5 V. The device is based on a near broken gap AlGaSb/InAs heterostructure grown on a GaAs substrate thanks to a GaSb accommodation layer. The electrostatic control of the 80 nm InAs channel is obtained by lateral side gates. The trade-off between mesa width and ON/OFF ratio is evidenced.

Keywords—TFET; AlGaSb/InAs; near broken gap;

I. INTRODUCTION

The Tunnel field effect transistors (TFETs) have been recognized as a potential candidate to replace complementary metal oxide field effect transistors (CMOS) for ultra-low power logic applications. Among various architectural configurations [1-3], vertical TFETs with side gated architecture is attractive to effectively control the tunnel current in the channel because of good gate electrostatics. III-V based AlGaSb/InAs is a promising system for TFET logic application to achieve high ON current densities at a very low supply voltage due to the low effective mass of carriers and small tunneling barrier width [4]. In this work, a top-down approach is proposed to fabricate a side gated tunnel FET device based on an InAs/Al_{0.4}Ga_{0.6}Sb heterojunction grown on a GaAs substrate.

II. FABRICATION & CHARACTERIZATION

The proposed material system is grown using molecular beam epitaxy (MBE) on a semi-insulating GaAs substrate. The epitaxial layers comprised of 600 nm p+ GaSb layer (Si $\sim 1 \times 10^{19} \text{ cm}^{-3}$), 50 nm p+ Al $_{0.4}$ Ga $_{0.6}$ Sb (Si $\sim 1 \times 10^{19} \text{ cm}^{-3}$) followed by 80 nm InAs (i) and 50 nm n+ InAs (Si $\sim 1 \times 10^{19} \text{ cm}^{-3}$) respectively. The type-II (highly staggered) heterojunction is formed at the interface between p+ Al $_{0.4}$ Ga $_{0.6}$ Sb and InAs.

Devices are fabricated using a self-aligned E-beam lithography process. Drain electrodes from $2x0.25~\mu\text{m}^2$ to $2x1~\mu\text{m}^2$ oriented in the two crystallographic orientations of the substrate are first defined. These contacts are used as a mask for the anisotropic and selective wet etching of the InAs layer with respect to AlGaSb. After a dilute HCl treatment, a 4 nm thick alumina oxide is deposited by Atomic Layer Deposition (ALD) followed by a self-aligned evaporation of gate metal. Contacts to the source and device isolation are performed after dry etching of alumina and buffer layer down to the GaAs substrate. Finally, air bridges are formed to contact drain, gate and source to large pads for characterization. Figure 1 shows SEM and FIB-STEM cross sectional images of the fabricated side gated vertical TFET with a $2x0.25~\mu$ m drain contact. The different profiles of the devices oriented in [1-10] and [110] direction are due to anisotropic wet etching and result in different width at the InAs/AlGaSb junction. For the smallest device, this leads to a width of 40 nm and 250 nm for the [1-10] and [110] orientation respectively. The current-voltage (I-V) output characteristics of the two devices measured at room temperature are shown in figure 2 & figure 3. In both cases, a negative differential resistance in reverse bias characteristics, the gate command efficiency is clearly improved with the reduction of the mesa width. This behavior has also been evidenced by comparing devices oriented in the same direction but with different drain contact width.

For the smallest device of figure 1.c, a 570 μ A/ μ m ON current is measured at Vds=Vgs=0.5 V. Although further reduction of the mesa width together with an improvement of the InAs/oxide interface quality is required to completely pinch-off the device, this result is very promising for the realization of an efficient TFET with a large ON current.

REFERENCES

- [1] Rui Li et al, IEEE Electron Device Letters 33, p. 363, 2012.
- [2] Noguchi M et al, IEDM, p. 683, 2013.
- [3] Zeng et al, IEEE Transactions on Nanotechnology 14, p. 580, 2015.
- [4] Ankit Sharma et al, IEEE Electron Device Letters 35, p. 1221, 2014.

Acknowledgement

This work has been supported by the French government within the SAMBA Project (ANR-12- JS03-008).




Figure 1. – SEM images of the fabricated TFETs: (a) large view showing the configuration of the vertical TFET, (b) zoom on the airbridge drain contact, FIB-STEM images on the smallest devices oriented in [1-10] (c) and [110] direction (d).




Figure 2. – Tunnel junction forward I-V characteristics (left) and ID-VDS characteristics (right) of the $0.25x2~\mu m^2$ TFET oriented in [110]




Figure 3. – Tunnel junction forward I-V characteristics (left) and ID-VDS characteristics (right) of the $0.25x2~\mu m^2$ TFET oriented in [1-10]