



**HAL**  
open science

## Fabrication of thin-film silicon membranes with phononic crystals for thermal conductivity measurements

Maciej Haras, Valeria Lacatena, Thierno-Moussa Bah, Stanislav Didenko, J.F. Robillard, Stephane Monfray, Thomas Skotnicki, Emmanuel Dubois

### ► To cite this version:

Maciej Haras, Valeria Lacatena, Thierno-Moussa Bah, Stanislav Didenko, J.F. Robillard, et al.. Fabrication of thin-film silicon membranes with phononic crystals for thermal conductivity measurements. *IEEE Electron Device Letters*, 2016, 37 (10), pp.1358-1361. 10.1109/LED.2016.2600590 . hal-03276234

**HAL Id: hal-03276234**

**<https://hal.science/hal-03276234v1>**

Submitted on 18 Aug 2022

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Fabrication of Thin-Film Silicon Membranes With Phononic Crystals for Thermal Conductivity Measurements

Maciej Haras, Valeria Lacatena, Thierno Moussa Bah, Stanislav Didenko, Jean-François Robillard, Stéphane Monfray, Thomas Skotnicki, *Fellow, IEEE*, and Emmanuel Dubois, *Member, IEEE*

**Abstract**—Thermoelectricity struggles with the lack of cheap, abundant, and environmentally friendly materials. Silicon could overcome this deficiency by proposing high harvested power density, simplicity, availability, harmlessness, CMOS compatibility, and cost reduction. However, despite its high Seebeck coefficient and electrical conductivity, silicon is an inefficient thermoelectric material due to a high thermal conductivity ( $\kappa$ ). Modern nano-fabrication techniques enable reduction of  $\kappa$  in silicon through attenuation of thermal phonons. In this letter, the design and the fabrication of nanostructured material onto  $\kappa$  measurement platforms are presented. The proposed fabrication process is versatile and ensures compatibility with CMOS technologies. The proposed devices enable precise  $\kappa$  measurement owing to a careful management of thermal losses. Characterization resulted in a two-fold ( $\kappa = 59 \pm 10$  W/m/K) reduction below bulk value for a 54-nm-thick plain silicon membranes. Further reduction is measured at  $\kappa = 34.5 \pm 7.5$  W/m/K for membranes with phononic crystals.

**Index Terms**—Thermoelectricity, silicon, phonons, thin film devices, semiconductor materials measurements, fabrication.

## I. INTRODUCTION

**U**RGED by the worldwide increasing demand in energy [1], constrained by the limited reserves of fossil fuel [2] and faced by the problem of global climate change [3], [4], all innovative solutions contributing to improve the renewable production of energy are playing a strategic role. Among all energies produced worldwide, heat represents the highest wastes, in global scale around half of input energy being lost as a waste heat [5], [6]. In this context, harvesting of heat losses is extremely important and contributes to wiser, durable, economic usage of fossil fuels. Energy production from waste is also spurred by continually rising popularity of network-connected, mobile and energetically autonomous devices contributing in growth of the so-called *Internet-of-Things* [7].

Manuscript received July 29, 2016; revised August 10, 2016; accepted August 10, 2016. Date of publication August 30, 2016; date of current version September 23, 2016. This work was supported in part by the STMicroelectronics–IEMN Common Laboratory and in part by the European Research Council under Grant 338179. The review of this letter was arranged by Editor M. Radosavljevic. (Corresponding author: Maciej Haras.)

M. Haras, V. Lacatena, S. Didenko, J.-F. Robillard, and E. Dubois are with IEMN/ISEN, 59652 Villeneuve d'Ascq, France (e-mail: maciej.haras@isen.iemn.univ-lille1.fr).

T. M. Bah is with the IEMN/ISEN, 59652 Villeneuve d'Ascq, France, and also with the STMicroelectronics, 38920 Crolles, France.

S. Monfray and T. Skotnicki are with STMicroelectronics, 38920 Crolles, France

Color versions of one or more of the figures in this letter are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/LED.2016.2600590

0741-3106 © 2016 IEEE. Translations and content mining are permitted for academic research only. Personal use is also permitted, but republication/redistribution requires IEEE permission. See [http://www.ieee.org/publications\\_standards/publications/rights/index.html](http://www.ieee.org/publications_standards/publications/rights/index.html) for more information.




Fig. 1. Historical evolution of non-dimensional-figure-of-merit  $zT$  for chosen thermoelectric materials, based on [16]–[26].

Despite the omnipresence of waste heat, its conversion into electric energy is challenging and thus restricts thermoelectricity only to niche applications *e.g.* medical [8], spatial [9], automotive [10] or advanced industrial [11]. The main reason for such a situation is the lack of cheap thermoelectrically efficient materials. The evaluation of material's thermoelectric performance relies on maximizing the non-dimensional figure of merit ( $zT = S^2\sigma T/\kappa$ ) [12]. Where  $S$  is the thermopower,  $T$  the temperature,  $\sigma$  the electrical conductivity and ( $\kappa = \kappa_e + \kappa_{ph}$ ) the thermal conductivity. In semiconductors, thermal conductivity is a sum of two contributions: dominating lattice  $\kappa_{ph}$  and negligible electronic  $\kappa_e$  [13]. Ideal thermoelectric material should exhibit antagonistic high crystal-like  $\sigma$  and low glass-like  $\kappa$  [14]. Optimizing  $zT$  is very challenging because  $\kappa$ ;  $\sigma$  and  $S$  are interdependent. As depicted in FIG. 1 it took over 30-years to develop a material exhibiting  $zT$  higher than one. FIG. 1 also reveals that a vast majority of thermoelectrics are harmful, complex, expensive, incompatible with CMOS fabrication technologies and toxic. CMOS compatible materials namely Silicon (*Si*), Germanium (*Ge*) or Silicon-Germanium (*Si<sub>x</sub>Ge<sub>1-x</sub>*) are not marked with the aforementioned disadvantages but due to high bulk  $\kappa$  their usage in thermoelectricity is limited only to *Si<sub>x</sub>Ge<sub>1-x</sub>*. Interestingly from the electrical standpoint *Si*, *Ge* and *Si<sub>x</sub>Ge<sub>1-x</sub>* are offering comparable harvesting capabilities to conventional Bismuth-Telluride *Bi<sub>2</sub>Te<sub>3</sub>* [15].

## II. FABRICATION AND CHARACTERIZATION

New fabrication techniques enabled to boost  $zT$  by suppression of  $\kappa_{ph}$  with minor impact on electric transport [27], [28]. This reduction is observed in low-dimensional materials




Fig. 2. Layout of measurement platform for thermal conductivity characterization in thin-film materials with phononic-crystals; a) full top-view on device; b) zooming on the membrane; c) cross-sectional view along the B-B' cutline.

*e.g.* quantum-dots [29], nano-wires [30], thin-films [27], [28], [31], [33]–[41], phononic crystals [27], [32], [42] or superlattices [22], [43]. This is an opportunity to improve thermoelectric efficiency for *CMOS* compatible materials [44] contributing to *CMOS*-based thermoelectric generators commercialization through mass production and cost reduction.

To experimentally reveal  $\kappa$  reduction in nanostructured *Si* a measurement platform based on Silicon-on-Insulator (*SOI*) technology has been designed, fabricated and characterized. Thermal characterization of thin-film materials is challenging due to the high influence of heat leakages. In the literature, four main techniques able to measure  $\kappa$  in nanostructured materials are reported (FIG. 5): Raman thermometry [31], thermoreflectance [32], [33], 3- $\omega$  method [34] and electro-thermal [27], [28], [35]–[41]. This device uses the electro-thermal method owing to its simplicity and, more important, the similarity between this configuration and an actual thermopile. Measurement platforms are designed to thermally insulate the characterized membrane from the surroundings and to privilege one-dimensional heat flow ( $Q$ ) through the membrane. FIG. 2a) and b) depicts the top view on the device.

Design integrates two main aims: (i) the management of thermal insulation and (ii) as high as possible electrical and thermal symmetry of the device. Merging those two goals crucially improves the precision of the measurements. Thermal insulation of the membrane is achieved through the suspension of the membrane from the substrate and by applying a sensor/heater voltage via long thermally resistive arms. Moreover, the  $Q$  flow through the membrane is maximized thanks to thermal conductance matching between the membrane and the arms. The thermal conductances of the arms and membranes




Fig. 3. Heater-sensor temperature difference versus heater's power for plain and phononic membranes. Inset plot presents  $\kappa$  versus  $\Delta T$  for same membranes. Results based on four separate measurements for each of the devices.

are almost equal making the  $Q$  as high as possible. For further improvement of measurement precision the reduction of heat convection losses is achieved by performing the measurement in vacuum allowing to assume that heat generated in the heater equals to applied Joule power ( $Q = P_H$ ). Thermal insulation limits the heat propagation paths privileging the heat generated in centrally situated heater to flow through the two identical suspended membranes towards sensors FIG. 2c). Heat flowing in each of the membranes ( $Q/2$ ) rises sensor temperature shifting its resistance. Finally,  $\kappa$  is retrieved using Eq. 1:

$$\kappa = G_m \cdot \frac{L}{W \cdot t} \quad (1)$$

where  $L$ ,  $W$  and  $t$  are membrane length, width and thickness respectively,  $G_m$  is membrane thermal conductance. FIG. 3 depicts the heater-sensor temperature difference ( $\Delta T$ ) versus  $P_H$  used to determine  $G_m$ . Fabrication of membranes with  $L = \{30; 60; 90; 120\} \mu\text{m}$  and  $W = \{5; 10\} \mu\text{m}$  enabled statistical treatment of measured  $\kappa$ .

Inset plot in FIG. 3 show that  $\kappa$  value is found at  $\Delta T \rightarrow 0$  corresponding to theoretic condition for  $\kappa$  determination.

In this topology two identical membranes are exposed to equal thermal conditions. This particularity allows performing comparative  $\kappa$  measurements upon two membranes exposed to the same fabrication and measurement conditions.

The fabrication process flow is depicted in FIG. 4. Departure point is *SOI* wafer with 70nm thick active layer upon which high resolution lithographically defined phononic crystals (*PnC*s) patterns are etched using chlorine-based *Reactive Ion Etching* (*RIE*) [45] (*STEP: 1*). Thanks to highly selective chlorine-based *RIE* the *PnC*s hole diameter is typically 20nm with a pitch of 60nm, which is so far the lowest reported dimensionality in a *CMOS* compatible process. In the FIG. 4 it is visible that the *PnC*s feature regular pitch and diameters and are defect free. Afterwards, a 12nm thick stop etch layer of thermal oxide (*SiO*<sub>2</sub>) is grown followed by 100nm thick low stress silicon nitride (*Si*<sub>x</sub>*N*<sub>y</sub>) deposition (*STEP: 2*). Openings of cavities are subsequently etched down to the substrate using *RIE* under SF<sub>6</sub>/Ar atmosphere (*STEP: 3*). In *STEP: 4* the sidewalls of the *SOI* are protected using *SiO*<sub>2</sub>. The *Si*<sub>x</sub>*N*<sub>y</sub> overlayer is selectively removed from the top of the membrane to avoid parasitic thermal conduction using SF<sub>6</sub>/Ar-based *RIE* (*STEP: 5*). *Si*<sub>x</sub>*N*<sub>y</sub> is etched till *SiO*<sub>2</sub> sacrificial layer grown in *STEP: 2*. Subsequently, two metallization are performed. Firstly a 30nm thick platinum layer (*Pt*) to form heater and sensor (*STEP: 6*). Secondly, a 250nm thick gold layer (*Au*)




Fig. 4. Fabrication sequence of thermal conductivity measurement platform in suspended thin-film silicon membranes with integrated phononic crystals. Process flow showed after each inner step of fabrication using cross-sectional view along A-A' and B-B' cutlines presented in the photo. Pictures show the view on whole device, zoom on the membrane, finally the phononic crystals are showed highlighting their dimensionality.




Fig. 5. Silicon thermal conductivity versus thickness.  $\kappa$  values related to this work includes measurements for all membranes with different  $L$  and  $W$ .

to structure measurement pads (*STEP: 7*). Consequently, to expose the substrate,  $\text{SiO}_2$  grown in *STEP: 4* is selectively removed from the cavities bottoms using  $\text{CH}_4$ ,  $\text{N}_2$ ,  $\text{O}_2$  based *RIE* (*STEP: 8*). The two final *STEPs* consist in releasing the membrane from the substrate. The silicon handler is under-etched by  $\text{XeF}_2$  in gaseous phase (*STEP: 9*). Finally, the buried oxide (*Box*) layer is removed by vapor phase hydrofluoric etching (*STEP: 10*). Pictures in FIG. 4 depict the final device. The membrane is insulated from the substrate relying only on the  $60 \mu\text{m}$  long arms.

### III. RESULTS

We report  $\kappa = 59 \pm 10 \text{ W/m/K}$  for a plain membrane and  $\kappa = 34.5 \pm 7.5 \text{ W/m/K}$  for membrane with integrated *PnCs*, both membranes being  $54 \text{ nm}$  thick. Comparing measured  $\kappa$  with the theoretical model [46], using dominant mean free path for phonons  $L_{ph} = 300 \text{ nm}$ , it can be remarked that the characterized  $\kappa$  for thin-film *Si* is slightly higher than theoretical value. The reason is the imprecise estimation of heater's and sensor's temperatures due to the thin spacer layer of  $\text{SiO}_2$  placed between  $\text{Si}_x\text{N}_y$  and *SOI*. The heat losses in  $\text{SiO}_2$  spacer were neglected during the analysis.

The maximal temperature drop over the spacer is estimated to be  $\Delta T_{\text{SiO}_2} = 0.04^\circ\text{C}$  which is incomparably small comparing with  $\Delta T$  along the membrane. Secondly, the accuracy of this method relies also on the precision of measurement equipment which is limited especially for at  $\Delta T$ . For membranes with *PnCs* patterning the  $\kappa$  value may be higher than the expected one owing to not controlled etching depth of *PnCs*, which may result in situation that thin-film *SOI* membrane is not completely etched through and  $\kappa$  reduction is lower. Analyzing FIG. 5 it can be remarked that the obtained measurements confirm  $\kappa$  reduction in thin-film *Si*. The plain  $54 \text{ nm}$  thick membrane exhibits around 2-fold reduction of  $\kappa$  below bulk value. Further reduction of  $\kappa$  is observed for membranes with *PnCs*.

### IV. CONCLUSIONS

This work has presented the design and fabrication of thin-film *Si* membranes with integrated phononic crystals (*PnCs*) for  $\kappa$  characterization. Proposed device incorporates (i) high thermal insulation of the characterized membrane, (ii) high symmetry and (iii) thermal conductance matching to achieve good precision. Characterized *Si* membranes are integrated with *PnCs* patterning with ultra low diameter ( $20 \text{ nm}$ ) and pitch ( $60 \text{ nm}$ ) constituting the lowest reported dimensionality in *CMOS* compatible process. Thermal coupling between heating and sensing serpentine is used to determine  $\kappa$ . We report  $\kappa = 59 \pm 10 \text{ W/m/K}$  in  $54 \text{ nm}$  thick *Si* plain membrane and  $\kappa = 34.5 \pm 7.5 \text{ W/m/K}$  in the membrane with integrated *PnCs*. The reduction of  $\kappa$  in *Si* opens the way for cheap, environmentally friendly, industrially compatible thermoelectric devices.

### REFERENCES

- [1] *Renewables 2014 Global Status Report*, Renewable Energy Policy Netw. 21st Century (REN21), Paris, France, 2014.
- [2] *BP Statistical Review of World Energy 2014, 63rd Annual Statistical Report on World Energy*, British Petroleum, London, U.K., 2014.
- [3] F. H. Cocks, *Energy Demand and Climate Change: Issues and Resolutions*. Weinheim, Germany: Wiley, 2009.

- [4] M. G. Flanner, "Integrating anthropogenic heat flux with global climate models," *Geophys. Res. Lett.*, vol. 36, no. 2, p. L02801, 2009, doi: 10.1029/2008GL036465.
- [5] E. L. Cook, "The flow of energy in an industrial society," *Sci. Amer.*, vol. 225, no. 3, pp. 135–142, 1971, doi: 10.1038/scientificamerican0971-134.
- [6] *Energy Use Loss and Opportunities Analysis: U.S. Manufacturing & Mining*, U.S. Depart. Energy, Washington, DC, USA, 2004.
- [7] M. Gorlatova, P. Kinget, I. Kymissis, D. Rubenstein, X. Wang, and G. Zussman, "Energy harvesting active networked tags (EnHANTs) for ubiquitous object networking," *IEEE Wireless Commun.*, vol. 17, no. 6, pp. 18–25, Dec. 2010, doi: 10.1109/MWC.2010.5675774.
- [8] L. Francioso, C. De Pascali, I. Farella, C. Martucci, P. Creti, P. Siciliano, and A. Perrone, "Flexible thermoelectric generator for ambient assisted living wearable biometric sensors," *J. Power Sour.*, vol. 196, no. 6, pp. 3239–3243, 2011, doi: 10.1016/j.jpowsour.2010.11.081.
- [9] D. M. Rowe, "Applications of nuclear-powered thermoelectric generators in space," *Appl. Energy*, vol. 40, no. 4, pp. 241–271, 1991, doi: 10.1016/0306-2619(91)90020-X.
- [10] J. Yang and T. Caillat, "Thermoelectric materials for space and automotive power generation," *MRS Bull.*, vol. 31, no. 3, pp. 224–229, 2006, doi: 10.1557/mrs2006.49.
- [11] P. Nenninger and M. Ulrich, "Harvest time," *ABB Rev.*, vol. 1, no. 11, pp. 47–51, 2011.
- [12] D. M. Rowe, "Thermoelectric power generation," *Proc. IEE*, vol. 125, no. 11, pp. 1113–1136, Nov. 1978, doi: 10.1049/piee.1978.0247.
- [13] J. M. Ziman, *Electrons and Phonons: The Theory of Transport Phenomena in Solids*. New York, NY, USA: Oxford Univ. Press, 2001.
- [14] G. A. Slack, "New materials and performance limits for thermoelectric cooling," in *CRC Handbook of Thermoelectrics*. Boca Raton, FL, USA: CRC Press, 1995.
- [15] M. Haras, V. Lacatena, S. Monfray, J.-F. Robillard, T. Skotnicki, and E. Dubois, "Unconventional thin-film thermoelectric converters: Structure, simulation, and comparative study," *J. Electron. Mater.*, vol. 43, no. 6, pp. 2109–2114, 2014, doi: 10.1007/s11664-014-2982-z.
- [16] H. J. Goldsmid, A. R. Sheard, and D. A. Wright, "The performance of bismuth telluride thermojunctions," *Brit. J. Appl. Phys.*, vol. 9, no. 9, p. 365, 1958, doi: 10.1088/0508-3443/9/9/306.
- [17] A. F. Joffe and L. S. Stil'bans, "Physical problems of thermoelectricity," *Rep. Prog. Phys.*, vol. 22, no. 1, p. 167, 1959, doi: 10.1088/0034-4885/22/1/306.
- [18] D. M. Rowe, Ed., *CRC Handbook of Thermoelectrics*. Boca Raton, FL, USA: CRC Press, 1995.
- [19] S. K. Bux, R. G. Blair, P. K. Gogna, H. Lee, G. Chen, M. S. Dresselhaus, R. B. Kaner, and J.-P. Fleurial, "Nanostructured bulk silicon as an effective thermoelectric material," *Adv. Funct. Mater.*, vol. 19, no. 15, pp. 2445–2452, 2009, doi: 10.1002/adfm.200900250.
- [20] M. S. Dresselhaus, G. Chen, M. Y. Tang, R. G. Yang, H. Lee, D. Z. Wang, Z. F. Ren, J.-P. Fleurial, and P. Gogna, "New directions for low-dimensional thermoelectric materials," *Adv. Mater.*, vol. 19, no. 8, pp. 1043–1053, 2007, doi: 10.1002/adma.200600527.
- [21] P. F. P. Poudeu, J. D'Angelo, A. D. Downey, J. L. Short, T. P. Hogan, and M. G. Kanatzidis, "High thermoelectric figure of merit and nanostructuring in bulk p-type  $\text{Na}_{1-x}\text{Pb}_m\text{Sb}_y\text{Te}_{m+2}$ ," *Angew. Chem. Int. Ed.*, vol. 45, no. 23, pp. 3835–3839, 2006, doi: 10.1002/anie.200600865.
- [22] R. Venkatasubramanian, E. Siivola, T. Colpitts, and B. O'Quinn, "Thin-film thermoelectric devices with high room-temperature figures of merit," *Nature*, vol. 413, no. 6856, pp. 597–602, 2001, doi: 10.1038/35098012.
- [23] E. A. Skrabek and D. S. Trimmer, "Properties of the general TAGS system," in *CRC Handbook of Thermoelectrics*. Boca Raton, FL, USA: CRC Press, 1995.
- [24] S. R. Brown, S. M. Kauzlarich, F. Gascoin, and G. J. Snyder, " $\text{Yb}_{14}\text{MnSb}_{11}$ : New high efficiency thermoelectric material for power generation," *Chem. Mater.*, vol. 18, no. 7, pp. 1873–1877, 2006, doi: 10.1021/cm060261t.
- [25] X. W. Wang, H. Lee, Y. C. Lan, G. H. Zhu, G. Joshi, D. Z. Wang, J. Yang, A. J. Muto, M. Y. Tang, J. Klatsky, S. Song, M. S. Dresselhaus, G. Chen, and Z. F. Ren, "Enhanced thermoelectric figure of merit in nanostructured n-type silicon germanium bulk alloy," *Appl. Phys. Lett.*, vol. 93, no. 19, p. 193121, 2008, doi: 10.1063/1.3027060.
- [26] G. Joshi, H. Lee, Y. Lan, X. Wang, G. Zhu, D. Wang, R. W. Gould, D. C. Cuff, M. Y. Tang, M. S. Dresselhaus, G. Chen, and Z. Ren, "Enhanced thermoelectric figure-of-merit in nanostructured p-type silicon germanium bulk alloys," *Nano Lett.*, vol. 8, no. 12, pp. 4670–4674, 2008, doi: 10.1021/nl8026795.
- [27] J.-K. Yu, S. Mitrovic, D. Tham, J. Varghese, and J. R. Heath, "Reduction of thermal conductivity in phononic nanomesh structures," *Nature Nanotechnol.*, vol. 5, no. 10, pp. 718–721, 2010, doi: 10.1038/nnano.2010.149.
- [28] J. Tang, H.-T. Wang, D. H. Lee, M. Fardy, Z. Huo, T. P. Russell, and P. Yang, "Holey silicon as an efficient thermoelectric material," *Nano Lett.*, vol. 10, no. 10, pp. 4279–4283, 2010, doi: 10.1021/nl102931z.
- [29] T. C. Harman, P. J. Taylor, M. P. Walsh, and B. E. LaForge, "Quantum dot superlattice thermoelectric materials and devices," *Science*, vol. 297, no. 5590, pp. 2229–2232, 2002, doi: 10.1126/science.1072886.
- [30] L. Shi, D. Li, C. Yu, W. Jang, D. Kim, Z. Yao, P. Kim, and A. Majumdar, "Measuring thermal and thermoelectric properties of one-dimensional nanostructures using a microfabricated device," *J. Heat Transf.*, vol. 125, no. 5, pp. 881–888, 2003, doi: 10.1115/1.1597619.
- [31] J. S. Reparaz, E. Chavez-Angel, M. R. Wagner, B. Graczykowski, J. Gomis-Bresco, F. Alzina, and C. M. S. Torres, "A novel contactless technique for thermal field mapping and thermal conductivity determination: Two-laser Raman thermometry," *Rev. Sci. Instrum.*, vol. 85, no. 3, p. 034901, 2014, doi: 10.1063/1.4867166.
- [32] P. E. Hopkins, C. M. Reinke, M. F. Su, R. H. Olsson, E. A. Shaner, Z. C. Leseman, J. R. Serrano, L. M. Phinney, and I. El-Kady, "Reduction in the thermal conductivity of single crystalline silicon by phononic crystal patterning," *Nano Lett.*, vol. 11, no. 1, pp. 107–112, 2011, doi: 10.1021/nl102918q.
- [33] M. S. Aubain and P. R. Bandaru, "Determination of diminished thermal conductivity in silicon thin films using scanning thermoreflectance thermometry," *Appl. Phys. Lett.*, vol. 97, no. 25, p. 253102, 2010, doi: 10.1063/1.3527966.
- [34] Y. S. Ju and K. E. Goodson, "Phonon scattering in silicon films with thickness of order 100 nm," *Appl. Phys. Lett.*, vol. 74, no. 20, p. 3005, 1999, doi: 10.1063/1.123994.
- [35] W. Liu and M. Asheghi, "Phonon-boundary scattering in ultrathin single-crystal silicon layers," *Appl. Phys. Lett.*, vol. 84, no. 19, p. 3819, 2004, doi: 10.1063/1.1741039.
- [36] Y. S. Ju, "Phonon heat transport in silicon nanostructures," *Appl. Phys. Lett.*, vol. 87, no. 15, p. 153106, 2005, doi: 10.1063/1.2089178.
- [37] M. Asheghi, K. Kurabayashi, R. Kasnavi, and K. E. Goodson, "Thermal conduction in doped single-crystal silicon films," *J. Appl. Phys.*, vol. 91, no. 8, p. 5079, 2002, doi: 10.1063/1.1458057.
- [38] M. Asheghi, Y. K. Leung, S. S. Wong, and K. E. Goodson, "Phonon-boundary scattering in thin silicon layers," *Appl. Phys. Lett.*, vol. 71, no. 13, p. 1798, 1997, doi: 10.1063/1.119402.
- [39] M. Asheghi, M. N. Touzelbaev, K. E. Goodson, Y. K. Leung, and S. S. Wong, "Temperature-dependent thermal conductivity of single-crystal silicon layers in SOI substrates," *J. Heat Transf.*, vol. 120, no. 1, pp. 30–36, 1998, doi: 10.1115/1.2830059.
- [40] M. Haras, V. Lacatena, F. Morini, J.-F. Robillard, S. Monfray, T. Skotnicki, and E. Dubois, "Fabrication of integrated micrometer platform for thermoelectric measurements," in *IEEE Int. Electron Devices Meeting (IEDM) Tech. Dig.*, San Francisco, CA, USA, Dec. 2014, pp. 8.5.1–8.5.4, doi: 10.1109/IEDM.2014.7047012.
- [41] M. Nomura, J. Nakagawa, Y. Kage, J. Maire, D. Moser, and O. Paul, "Thermal phonon transport in silicon nanowires and two-dimensional phononic crystal nanostructures," *Appl. Phys. Lett.*, vol. 106, no. 14, p. 143102, 2015, doi: 10.1063/1.4917036.
- [42] B. Kim, J. Nguyen, P. J. Clews, C. M. Reinke, D. Goettler, Z. C. Leseman, I. El-Kady, and R. H. Olsson, "Thermal conductivity manipulation in single crystal silicon via lithographically defined phononic crystals," in *Proc. IEEE 25th Int. Conf. Micro Electro Mech. Syst. (MEMS)*, Jan./Feb. 2012, pp. 176–179, doi: 10.1109/MEMSYS.2012.6170122.
- [43] G. J. Snyder and E. S. Toberer, "Complex thermoelectric materials," *Nature Mater.*, vol. 7, no. 2, pp. 105–114, 2008, doi: 10.1038/nmat2090.
- [44] M. Haras, V. Lacatena, F. Morini, J.-F. Robillard, S. Monfray, T. Skotnicki, and E. Dubois, "Thermoelectric energy conversion: How good can silicon be?" *Mater. Lett.*, vol. 157, pp. 193–196, Oct. 2015, doi: 10.1016/j.matlet.2015.05.012.
- [45] V. Lacatena, M. Haras, J.-F. Robillard, S. Monfray, T. Skotnicki, and E. Dubois, "Phononic engineering of silicon using 'dots on the fly' e-beam lithography and plasma etching," *Microelectron. Eng.*, vol. 121, pp. 131–134, Jun. 2014, doi: 10.1016/j.mee.2014.04.034.
- [46] E. H. Sondheimer, "The mean free path of electrons in metals," *Adv. Phys.*, vol. 1, no. 1, pp. 1–42, 1952, doi: 10.1080/00018735200101151.