

# Restricted Channel Migration in 2D Multilayer ReS 2

Chulmin Kim, Moonsoo Sung, Soo Yeon Kim, Byung Chul Lee, Yeonsu Kim, Doyoon Kim, Yeeun Kim, Youkyung Seo, Christoforos Theodorou, Gyu-Tae

Kim, et al.

### ► To cite this version:

Chulmin Kim, Moonsoo Sung, Soo Yeon Kim, Byung Chul Lee, Yeonsu Kim, et al.. Restricted Channel Migration in 2D Multilayer ReS 2. ACS Applied Materials & Interfaces, 2021, 13 (16), pp.19016-19022. 10.1021/acsami.1c02111. hal-03260937

## HAL Id: hal-03260937 https://hal.science/hal-03260937

Submitted on 26 Nov 2021

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# **Restricted Channel Migration in 2D Multilayer ReS<sub>2</sub>**

Chulmin Kim<sup>†</sup>, Moonsoo Sung<sup>†</sup>, Soo Yeon Kim<sup>Δ</sup>, Byung Chul Lee<sup>†</sup>, Yeonsoo Kim<sup>†</sup>, Doyoon Kim<sup>†</sup>, Yeeun Kim<sup>#</sup>, Youkyung Seo<sup>#</sup>, Christoforos Theodorou<sup>§</sup>, Gyu-Tae Kim<sup>†,\*</sup> and Min-Kyu Joo<sup>Δ,I,\*</sup>

<sup>†</sup>School of Electrical Engineering, Korea University, 145 Anam-ro, Seongbuk-gu, Seoul 02841, Republic of Korea

<sup>A</sup>Department of Applied Physics, Sookmyung Women's University, Seoul 04310, Republic of Korea

<sup>#</sup>Department of Physics, Sookmyung Women's University, Seoul 04310, Republic of Korea <sup>§</sup>University Grenoble Alpes, University Savoie Mont Blanc, CNRS, Grenoble INP, IMEP -LAHC, F-38000 Grenoble, France

<sup>1</sup>Institute of Advanced Materials and Systems, Sookmyung Women's University, Seoul 04310, Republic of Korea

\*E-mail: gtkim@korea.ac.kr & mkjoo@sookmyung.ac.kr

KEYWORDS: Rhenium disulfide, multilayer, carrier transport, oxide defect, carrier mobility.

Abstract: When the thickness-dependent carrier mobility is coupled with Thomas-Fermi screening and interlayer resistance effects in two-dimensional (2D) multilayer materials, a conducting channel migrates from the bottom surface to the top surface under electrostatic bias conditions. However, numerous factors including i) an insufficient carrier density, ii) atomically thin material thickness, and iii) numerous oxide trap/defects considerably limit our deep understanding of the carrier transport mechanism in 2D multilayer materials. Herein, we report the restricted conducting channel migration in a 2D multilayer ReS<sub>2</sub> after a constant voltage stress of the gate dielectrics is applied. At a given gate bias condition, a gradual increase in the drain bias enables a sensitive change in the interlayer resistance of ReS<sub>2</sub>, leading to a modification of the shape of the transconductance curves, and consequently demonstrates the conducting channel migration along the thickness of the ReS<sub>2</sub> before the stress. Meanwhile, this distinct conduction feature disappears after stress, indicating the formation of additional oxide trap sites inside the gate dielectrics that degrade the carrier mobility and eventually restrict the channel migration. Our theoretical and experimental study based on the resistor network model and Thomas-Fermi charge screening theory provides further insight into the origins of channel migration and restriction in 2D multilayer devices.

#### **INTRODUCTION**

Among numerous two-dimensional (2D) van der Waals (vdW) layered materials, a distorted octahedral (1T') rhenium disulfide (ReS<sub>2</sub>) multilayer provides unique properties such as anisotropic in-plain carrier transport,<sup>1-4</sup> a thickness-independent direct bandgap at approximately 1.5 eV,<sup>5,6</sup> and weak interlayer coupling.<sup>5,7</sup>. These intrinsic properties of ReS<sub>2</sub> allow various applications such as a field-effect transistor,<sup>1,3,8,9</sup> tunneling diode,<sup>10–12</sup> logic device,<sup>4,13,14</sup> and phototransistor with excellent responsivity, absorption efficiency, and detectivity to be demonstrated.<sup>15–17</sup> In particular, the strongly decoupled interlayer interaction in the multilayer ReS<sub>2</sub> leads to a relatively larger interlayer resistivity  $(\sim 10^5 \Omega \cdot \mu m)^{18}$  than that of other 2D transition metal dichalcogenide materials such as  $MoS_2 (\sim 10^3 \ \Omega \cdot \mu m)^{19,20}$  and graphite (~10<sup>2</sup>  $\Omega$ ·µm),<sup>20</sup> rendering this multilayer ReS<sub>2</sub> an ideal platform for studying the carrier transport mechanism among other 2D vdW multilayer materials. When this interlayer energy barrier is coupled with the thickness-dependent carrier mobility and Thomas-Fermi screening effects in 2D multilayer materials, it has been theoretically and experimentally demonstrated that a conducting channel migrates from the bottom surface to the top surface under electrostatic bias conditions,<sup>3,19,20</sup> which is in clear contrast to their Si bulk counterparts where its inversion channel centroid exhibits nearby gate dielectrics.<sup>3,21,22</sup>

For example, Das et al. systematically reported a non-monotonic thickness-dependent carrier mobility with respect to different metal electrodes ascribing to the Thomas–Fermi charge screening and interlayer coupling in MoS<sub>2</sub> multilayers.<sup>19,20</sup> In addition, Shim and Moon et al. investigated systematically the thickness-dependent optoelectronic properties of ReS<sub>2</sub> thin film transistors,<sup>14,16</sup> and Lee and Kim et al. probed the effects of interlayer tunneling barrier effects on the current fluctuation in a multilayer ReS<sub>2</sub> transistor with respect to the top and bottom surfaces.<sup>3,21</sup> Furthermore, Goyal et al. demonstrated a feasible memory

application using few-layer ReS<sub>2</sub> transistors upon the observance of two plateaus in its transconductance curves.<sup>23</sup> Nevertheless, this genetic carrier transport mechanism of a 2D multilayer platform has not been extensively explored because of i) an insufficient electrostatic vertical electric field or minimum accumulated carrier density necessary to observe the conducting channel redistribution, ii) an atomically thin material thickness limiting the spatial channel migration, and iii) numerous oxide trap/defect sites degrading carrier mobility. These experimental constraints considerably prevent our full understanding of the carrier transport mechanism in 2D multilayer materials, consequently implying the importance of the thickness of such materials and the degree of the interlayer energy barrier, which relies strongly on the electrostatic drain ( $V_{\rm D}$ ) and gate ( $V_{\rm BG}$ ) bias conditions to achieve a clear insight into the distinct carrier transport mechanism in multiple 2D layers.

Herein, we report the restricted drain bias-dependent conducting channel migration in a 2D multilayer ReS<sub>2</sub> device by presenting i) the presence of two plateaus and their shape modification in the transconductance ( $g_m$ ), and ii) a variation of the turn-on voltage ( $V_T$ ) shift with respect to the top and bottom channels as a function of the drain voltage before and after electrical stress at  $V_{BG} = 60$  V for 40,000 s. Within a small  $V_D$  regime of 20 to 100 mV, the channel centroid migration is clearly observed before the  $V_{BG}$  stress, whereas the channel centroid is mostly confined within the multilayer ReS<sub>2</sub> after the  $V_{BG}$  stress, masking the formation of the conducting channel near the degraded gate dielectrics. Meanwhile, as  $V_D$  increases, the separated top- and bottom-channel combines together regardless of the stress. The degradation in carrier mobility after the electrical stress further supports the presence of additional oxide trap sites, which hampers the channel formation at the bottom layers, consequently leading to a restricted channel migration. Our numerical resistor network calculation, which considers the Thomas–Fermi screening effect and interlayer resistance,

further rationalizes this anomalous carrier transport feature in a 2D multilayer ReS<sub>2</sub>.

#### **RESULTS AND DISCUSSION**

To achieve a clear insight regarding the physical origin of channel migration and restriction in 2D multilayer devices, we first consider the resistor network model and Thomas–Fermi charge screening theory, as illustrated conceptually in Figure 1a, for a pristine ReS<sub>2</sub> device. The thickness-dependent effective carrier mobility ( $\mu_i$ ) corresponding to a certain layer thickness ( $i^{\text{th}}$  layer of 2D vdW multilayer materials) has been described by  $\mu_t = \mu_1 + (\mu_{\infty} - \mu_1) \left( 1 - exp \left( - \frac{(i-1)t_{\text{Int}}}{\lambda_{\text{TF}}} \right) \right)^{19,20}$  where  $\mu_1$  (= 1 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>),<sup>1</sup>  $\mu_{\infty}$  (= 200 cm<sup>2</sup>V<sup>-1</sup>s<sup>-1</sup>),<sup>13,24</sup> and  $t_{\text{int}}$  (= 0.65 nm) are the monolayer mobility of ReS<sub>2</sub>, bulk carrier mobility of ReS<sub>2</sub>, and interlayer distance, respectively. Such an anomalous carrier mobility enhancement along the thickness (up to 10 nm) at the given  $V_{\text{BG}}$  and  $V_{\text{D}}$  conditions for the  $i^{\text{th}}$ layer of a 2D multilayer system can mainly be ascribed to the presence of fixed oxide charges inside the dielectrics and charged Coulomb impurities on the bottom and/or top surfaces of the 2D materials, in addition to an interlayer resistance and the effects of the Thomas–Fermi screening.<sup>13,16,25,26</sup> The thickness-dependent carrier mobility of multilayer ReS<sub>2</sub> is presented elsewhere, including our previous report.<sup>16,27</sup> The Thomas–Fermi charge screening length

$$(\lambda_{\rm TF} = \sqrt{\left(\frac{\epsilon_{\rm ReS_2}}{\epsilon_{\rm SiO_2}}\right) t_{\rm ReS_2} t_{\rm SiO_2}}, \text{ where } \epsilon_{\rm ReS_2}/\epsilon_{\rm SiO_2} \ (= 7/3.9)^{28} \text{ and } t_{\rm ReS_2}/t_{\rm SiO_2} \ (= 11 \text{ nm/90 nm})$$

denote the dielectric constant and thickness of  $\text{ReS}_2/\text{SiO}_2$ , respectively.) used in our multilayer  $\text{ReS}_2$  is  $\approx 42$  nm, which is much thicker than the  $t_{\text{ReS}_2}$  in this study, implying the proper thickness range of the  $\text{ReS}_2$  in the vertical direction. The much smaller value of  $\lambda_{\text{TF}}$ than  $L_{\text{ReS}_2}$  allows a negligible contribution of the fringing field effect on the oxide planar capacitance  $(C_{\text{OX}})$ .<sup>19,20</sup> In addition, provided that we obtain the charge density of the *i*<sup>th</sup> layer  $(Q_i)$  by taking into account  $\lambda_{\text{TF}}$  and the screened Coulomb potential of the *i*<sup>th</sup> layer according to the Thomas–Fermi screening theory, the conductivity ( $\sigma_i = Q_i \times \mu_i$ ) and conductance ( $G_i = \sigma_i \times (W/L)$ , where W and L are the channel width and length, respectively) can be determined for each layer, enabling the visualization of which layer is the most conducting layer inside the multilayer ReS<sub>2</sub>.<sup>3,19</sup> Based on the resistor network model, the drain current contribution of the *i*<sup>th</sup> layer ( $I_D^i$ ) to the total drain current ( $= \sum_i I_D^i$ ) can be confirmed under the boundary condition of the interlayer resistivity of ReS<sub>2</sub> ( $R_{\text{Int}} = 10^5 \Omega \cdot \mu m$ ). This  $R_{\text{Int}}$  range of ReS<sub>2</sub> was further supported by the voltage-dependent current obtained from a 12-nm thick ReS<sub>2</sub> *via* conductive-AFM (c-AFM) using a Pt-coated tip (= 25 nm) (see Figure S1 in the Supporting Information (SI)). As  $V_{\text{BG}}$  increases, the channel that exhibits the highest conductivity in the layers migrates from the bottom surface to the top surface of the ReS<sub>2</sub> in a conventional backgate configuration mainly owing to the interplay between  $R_{\text{Int}}$  and  $\lambda_{\text{TF}}$ , mirroring the  $V_{\text{BG}}$ dependent spatial channel modification. This is a distinct feature in comparison with monolayer and conventional 3D bulk semiconductor systems. A more detailed explanation of this theoretical approach is described elsewhere.<sup>3,19,21</sup>

The numerically calculated  $R_{\text{Int}}$ -dependent current distribution profile along the thickness of ReS<sub>2</sub> as a function of  $V_{\text{BG}}$  after the maximum current normalization for each layer is displayed in Figures 1b-d display, where  $I_{\text{D}_{-}\text{max}}$  is the maximum  $I_{\text{D}}$  among  $I_{\text{D}}^{i}$ . Here, we take the variable  $R_{\text{Int}}$  into account our calculation ranging from  $10^2$  to  $10^4 \ \Omega \cdot \mu \text{m}$  for a deeper understanding of channel migration in 2D multilayer. When  $R_{\text{Int}}$  is  $10^2 \ \Omega \cdot \mu \text{m}$ , the significant channel migration is not observed clearly, although the relative volume of top-channel expands slightly (see Figure 1b). However, when  $R_{\text{Int}}$  is larger than  $10^3 \ \Omega \cdot \mu \text{m}$  (see Figures 1c-d), the conducting channel centroid tends to move upward to exclude large contribution of  $R_{\text{Int}}$  in its total resistance of ReS<sub>2</sub> with the increasing  $V_{\text{BG}}$ , implying clearly that the enhanced

contribution of top-channel to the total current comparing to that of bottom-channel. In addition, this fact further suggests that this distinct channel migration can be tuned by  $V_{\rm D}$ because of  $R_{\rm Int}$  (or the interlayer tunneling barrier height) reliance on  $V_{\rm D}$  in addition to  $V_{\rm BG}$ . These results clearly demonstrate the importance role of  $R_{\rm Int}$  in the transport mechanism of 2D vdW multilayers.

Next, we investigate the restricted channel migration in 2D vdW multilayers by assuming that the carrier mobility is degraded by the electrical  $V_{BG}$  stress, as illustrated in Figure 1e. The additional oxide trap sites created inside the dielectrics considerably reduces  $\mu_i$  and suppresses  $Q_i$  for the bottom layers in particular,<sup>25,29–31</sup> hampering the bottom channel formation inside the multilayer ReS<sub>2</sub>, and consequently leading to a restricted spatial channel migration. Figures 1f–h further support this restriction, which is obtained from our numerical calculation by taking the degradation of the carrier mobility into account as a function of  $R_{Int}$ . Herein, we simply assume  $\mu_1 - \mu_5$  (= 0.5 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>) and  $\mu_{\infty}$  (= 200 cm<sup>2</sup>·V<sup>-1</sup>·s<sup>-1</sup>) to reflect the effects of the oxide trap. It has been reported that the electrical  $V_{BG}$  stress degrades the oxide quality by creating undesired oxide trap/defect inside the dielectrics.<sup>31–34</sup> This oxide degradation is often linked to a gate dielectric break down, a severe malfunction of the analog/digital circuit, and the life time of the memory. Understanding the effects of the oxide quality degradation on this distinct 2D carrier transport is essential for employing various 2D materials as next-generation logic devices and optoelectronics.



Figure 1. Conducting channel migration and restriction in 2D multilayer ReS<sub>2</sub>. (a) Conceptual illustration of conducting channel migration as a function of  $V_{BG}$  at a given thickness-dependent carrier mobility  $\mu$ . Numerical simulation results for current distribution along the *c*-axis of ReS<sub>2</sub> as a function of  $R_{Int}$ ; (b)  $R_{Int} = 10^2 \Omega \cdot \mu m$ , (c)  $R_{Int} = 10^3 \Omega \cdot \mu m$ , and (d)  $R_{Int} = 10^4 \Omega \cdot \mu m$ . (e-h) Corresponding panels after electrical  $V_{BG}$  stress. (e) Illustration of restricted channel migration after  $V_{BG}$  stress. The oxide trap sites created degrade the carrier mobility, particularly at the bottom layers, which hampers the formation of the bottom channel.  $R_{Int}$ -dependent current distribution after the  $V_{BG}$  stress in terms of (f)  $R_{Int} = 10^2 \Omega \cdot \mu m$ , (g)  $R_{Int} = 10^3 \Omega \cdot \mu m$ , and (h)  $R_{Int} = 10^4 \Omega \cdot \mu m$ .

To study this anomalous feature of multilayer ReS<sub>2</sub>, we fabricated an 11-nm thick 1T' multi layer ReS<sub>2</sub> transistor onto a 90-nm thick SiO<sub>2</sub>/ $p^+$ -Si substrate and investigated the variation of the carrier transport mechanism before and after applying electrical stress at  $V_{BG} = 60$  V for 40,000 s with a zero-drain and source bias, as illustrated in Figures 2a and b, respectively. The fabricated device was thermally annealed for 3 h at 473 K under a high vacuum condition ( $\approx 10^{-6}$  Torr). A detailed description of the device fabrication is presented in the Experimental Section. The various geometrical parameters of the pristine multilayer ReS<sub>2</sub>, such as L ( $\approx 1 \mu$ m), W ( $\approx 0.614 \mu$ m), and  $t_{ReS2}$  ( $\approx 11 n$ m) were confirmed using an atomic force microscope (AFM) (see Figure 2c). The negligible thickness difference at the whole channel confirmed by AFM clearly demonstrates a uniform thickness of our ReS<sub>2</sub>. The optical Raman spectrum obtained from 11-nm thick ReS<sub>2</sub> under ambient conditions using a laser excitation wavelength of 532 nm ( $\lambda_{EX}$ ) with 5 mW of power (P) is shown in Figure 2d. The dominant  $E_g$  ( $\approx 150 \sim 160 \text{ cm}^{-1}$ ),  $A_{1g}$ -like ( $\approx 215 \text{ cm}^{-1}$ ), and  $E_g$ -like ( $\approx 312 \text{ cm}^{-1}$ ) are clearly observed, which is consistent with previous reports.<sup>5,16</sup>



Figure 2. Device structure and optical Raman property of 2D multilayer ReS<sub>2</sub>. Crosssectional view of a multilayer ReS<sub>2</sub> transistor in (a) pristine state and (b) after  $V_{BG}$  stress. (c) AFM topography image of multilayer ReS<sub>2</sub> fabricated on SiO<sub>2</sub>. The thickness profiles along the numerous lines are displayed in the right inset. (d) Raman spectrum of 11-nm-thick ReS<sub>2</sub> flake on SiO<sub>2</sub> substrate measured at  $\lambda_{EX} = 532$  nm with P = 5 mW.

The two-probe measured  $V_{BG}$ -dependent conductance ( $G = I_D/V_D$ ) curves of the pristine ReS<sub>2</sub> transistor clearly represent a typical *n*-type behavior, in which the populated electrons are visible with increasing  $V_{BG}$  (see Figures 3a–c) regardless of  $V_D$ . To further reveal the physical implications of  $V_{\rm D}$ -dependent G curves, the corresponding  $g_{\rm m}$  (= $\partial I_{\rm D}/\partial V_{\rm BG}$ ) normalized by  $V_D$  (=g<sub>m</sub>/ $V_D$  or  $\partial G/\partial V_{BG}$ ) curves are directly compared in the same panel. In principle, the G (or  $g_m/V_D$ ) curves obtained should be identical regardless of  $V_D$  when there is a negligible metal-to-ReS<sub>2</sub> Schottky barrier, particularly for very small  $V_D$  regimes.<sup>21</sup> This feature is observed in our multilayer  $\text{ReS}_2$  device. However, as  $V_D$  increases from 10 to 100 mV (see Figure 3a), two plateaus are clearly exhibited in the  $g_m/V_D$  curve at near  $V_D = 100$ mV, implying the emergence of channel migration, which was mainly triggered by the increasing  $V_D$ , as previously described (see Figures 1a–d). Indeed, the double enhancement of  $g_{\rm m}$  has been interpreted as the coexistence of a different conduction mechanism, e.g., MoS<sub>2</sub>/Gr heterointerface transistors<sup>35,36</sup>, double-gate silicon-on-insulator transistors<sup>37</sup>, and Si junction-less transistors<sup>38,39</sup>. Moreover, the two peaks observed for the  $g_{\rm m}/V_{\rm D}$  curve are gradually merged (see Figure 3b), which is further broadened and extended with an increase in  $V_D$  (see Figure 3c). This  $V_D$  dependency in the observed  $g_m/V_D$  indicates the suppression of  $R_{\text{Int}}$ , resulting in a channel migration and carrier mobility enhancement, particularly at high  $V_{\rm D}$  regimes. This observation is in clear contrast to the conventional short-channel effects in Si transistors driven by the drain-induced-barrier-lowering, which degrades the carrier mobility in high  $V_{\rm D}$  regimes.<sup>40</sup>

This anomalous signature indicating a channel migration is significantly suppressed after the electrical  $V_{BG}$  stress, particularly in small  $V_D$  regimes (see Figure 3d). The  $V_{BG}$ -dependent G and  $g_m/V_D$  curves are almost identical to each other regardless of  $V_D$ , mirroring the spatially limited channel migration in the observed small  $V_D$ . The oxide traps created in the SiO<sub>2</sub> under the  $V_{BG}$  stress degrade the carrier mobility and suppress the available free electrons inside ReS<sub>2</sub>, which makes the bottom-channel formation difficult, consequently leading to a restricted channel migration, as we previously demonstrated (see Figures 1e–h). Nevertheless,

in high  $V_{\rm D}$  regimes, the observed  $g_{\rm m}/V_{\rm D}$  after the  $V_{\rm BG}$  stress demonstrates features similar to those of pristine ReS<sub>2</sub> (see Figures 3e and f), implying the stronger contribution of damaged oxide traps to the bottom channel formation rather than the top channel formation inside the ReS<sub>2</sub>. In addition, the narrower distance of  $V_{\rm BG}$  between the first and second maximum  $g_{\rm m}/V_{\rm D}$ after the  $V_{\rm BG}$  stress also demonstrates the limited spatial channel migration.



Figure 3. Electrical properties of 2D multilayer ReS<sub>2</sub>. (a–c)  $V_D$ -dependent  $G (= I_D/V_D$ , the solid lines with the left y-axis) and  $g_m$  normalized by  $V_D$  curves (=  $g_m/V_D$ , the dotted lines with the right y-axis) under pristine condition at (a) 10 mV  $\leq V_D \leq$  100 mV, (b) 100 mV  $\leq V_D \leq$  900 mV, and (c) 2 V  $\leq V_D \leq$  5 V, respectively. (d–e) The corresponding results after the  $V_{BG}$  stress at (d) 10 mV  $\leq V_D \leq$  100 mV, (e) 100 mV  $\leq V_D \leq$  900 mV, and (f) 2 V  $\leq V_D \leq$  5 V, respectively.

To qualitatively discuss the channel migration and restriction, the turn-on voltage ( $V_{\rm T}$ ) for the bottom and top channels of the multilayer ReS<sub>2</sub> was determined using the secondderivative of the current method ( $dg_{\rm m} = \partial g_{\rm m} / \partial V_{\rm BG}$ ) before and after the  $V_{\rm BG}$  stress (see Figures 4a and b).<sup>41</sup> In these figures, when  $V_{\rm D}$  is less than 100 mV, owing to the existence of two clear humps of  $g_{m}$ , the first and second maximum  $dg_{m}$  peaks of the pristine ReS<sub>2</sub> (after the  $V_{BG}$  stress) clearly appear at  $V_{BG} \approx -18.5$  V ( $V_{BG} \approx -14.5$  V) and 2.5 V  $\leq V_{BG} \leq 12$  V (4.5 V  $\leq V_{BG} \leq 9.5$  V), respectively. However, as  $V_{D}$  increases, both peaks gradually merge together and eventually exhibit a single  $dg_{m}$  peak at  $V_{D}$  higher than 100 mV (see Figure 4c), manifesting a broadening channel inside the multilayer ReS<sub>2</sub> by combining the top and bottom channels. The upshifted  $V_{T}$  after the  $V_{BG}$  stress particularly for the bottom channel mirrors the additionally created trap density to be filled, i.e.,  $C_{OX}/q \times (5 \text{ V}) \approx 1.2 \times 10^{12} \text{ cm}^{-2}$ , where q denotes the electronic unit charge and consequently limits the total channel migration distance along the *c*-axis of the ReS<sub>2</sub>. The irreversible conductance and enhancement of gate leakage current after the electrical stress and recovery further support this observation as displayed in Figure S2 in the Supporting Information. We further note that taking into account of our device configuration ( $p^+$ -Si/SiO<sub>2</sub>/ $n^+$ -ReS<sub>2</sub>/Au), the established electric field should be mainly focused on SiO<sub>2</sub> (i.e., the most resistive (or capacitive) element), implying a negligible Joule heating effect of current on our ReS<sub>2</sub>.

Moreover, the abrupt change in the difference in  $V_{\rm T}$  observed between the top and bottom channels ( $\Delta V_{\rm T}$ ) after the  $V_{\rm BG}$  stress rationalizes the limited channel migration (see Figure 4d). Figure 4e displays the field-effect mobility ( $\mu_{\rm FE} = g_{\rm m} \cdot (L/W) \cdot C_{\rm OX}^{-1} \cdot V_{\rm D}^{-1}$ ) determined from the maximum value of  $g_{\rm m}$  for both cases. Because of the additional oxide trap sites created, the  $\mu_{\rm FE}$  of pristine ReS<sub>2</sub> obtained is always larger than that of the stressed sample when  $V_{\rm D}$  is less than 1 V. However, this observed difference in  $\mu_{\rm FE}$  mostly vanishes as  $V_{\rm D}$  further increases ( $V_{\rm D} > 1$  V), reflecting the suppressed contribution of  $R_{\rm Int}$  and the oxide trap sites to  $\mu_{\rm FE}$  and supporting the channel migration along the *c*-axis of the multilayer ReS<sub>2</sub>. The  $I_{\rm D}$ - $V_{\rm D}$  output characteristic and output transconductance curves as a function of  $V_{\rm BG}$  further confirm this channel migration and carrier mobility enhancement (see Figure S3 in SI). This fact further implies that the observed degradation of  $\mu_{FE}$  is exclusively dominant for the bottom-channel of the ReS<sub>2</sub>, leading us to conclude that there is a negligible stress effect on the ReS<sub>2</sub> channel itself comparing to that of SiO<sub>2</sub>.



Figure 4. Turn-on voltage determination and carrier mobility enhancement.  $V_D$  normalized  $V_{BG}$ -dependent  $dg_m$  curves (a) before and (b) after the  $V_{BG}$  stress. Blue and red regions represent the second  $dg_m$  peak position in both cases as a function of  $V_D$ . (c)  $V_D$ -dependent  $V_T$  corresponding to top- and bottom-channels determined from the first and second maximum  $dg_m$  peak position, respectively. As  $V_D$  increases, the top- and bottom-channels merge together, and exhibit a single  $dg_m$  peak particularly when  $V_D$  is larger than 1 V. (d)  $V_T$  differences between the  $V_T$  obtained in Figure 4c as a function of  $V_D$  for both cases. (e)  $V_D$ -dependent  $\mu_{FE}$  before (blue rectangular) and after (purple circle) the  $V_{BG}$  stress.

#### CONCLUSION

We clearly demonstrate the electric field-dependent conducting channel migration in 2D multilayer ReS<sub>2</sub> and its spatial restriction after  $V_{BG}$  stress is applied. The  $V_{D}$ - and  $V_{BG}$ -dependent  $R_{Int}$  enables modulating the position of the maximum conducting channel along the *c*-axis of the ReS<sub>2</sub>, which is further rationalized by the numerical calculation results by taking

into account the resistor network model and Thomas–Fermi charge screening theory. The oxide trap sites created after the occurrence of  $V_{BG}$  stress significantly degrades the carrier mobility and hampers the formation of the bottom channel inside the ReS<sub>2</sub>, resulting in a restricted channel migration. However, as  $V_D$  increases, the contribution of  $R_{Int}$  to the total carrier transport is considerably suppressed regardless of the  $V_{BG}$  stress, which consequently facilitates the channel migration toward the top channel and broadens the channel inside the multilayer ReS<sub>2</sub> by combining the top and bottom channels. This fact clearly indicates the stronger effects of the damaged oxide traps on the bottom channel formation rather than the top channel formation inside the ReS<sub>2</sub>. Our findings will be of significant help in the development of next-generation semiconductor electronic devices using 2D multilayer materials and will deepen our understanding of their charge transport behavior.

#### **METHODS**

#### **Device Fabrication**

Micromechanically exfoliated 1T' multilayer ReS<sub>2</sub> (purchased from 2D Semiconductors) flakes were first transferred onto a 90-nm SiO<sub>2</sub>/ $p^+$ -Si substrate using a conventional scotch type method. After finding an optimal ReS<sub>2</sub> flake with a thickness of ~11 nm using AFM (Nx-10, Park Systems), selective electron-beam lithography (MIRA3, TESCAN) was carried out to define the dimensions of the channel and electrodes. Au ( $\approx$  100 nm) metal was deposited using an electron-beam evaporator (INFOVION). The geometrical channel length ( $\approx$  1 µm) and width ( $\approx$  0.614 µm) were also confirmed using AFM and an optical microscope (BX53M, Olympus). The optical Raman spectrum of a ReS<sub>2</sub> flake with a thickness of  $\approx$  11 nm was acquired using a LabRam ARAMIS IR2 system with a 532-nm laser source at a power of 5 mW. The frequency range used was 100–500 cm<sup>-1</sup> at room temperature.

#### **Electrical Characterization**

All electrical measurements were conducted after an annealing process at 200 °C for 10 h in a high vacuum metal chamber ( $\approx 10^{-6}$  Torr) using a commercial semiconductor characterization system (B1500A Keysight /4200-SCS Keithley). The fabricated ReS<sub>2</sub> device was first placed in a vacuum probe station. The transfer and output characteristic curves of the pristine ReS<sub>2</sub> device were obtained as a function of the  $V_D$  (from 10 mV to 5 V) and  $V_{BG}$ (from -50 V to 50 V) at room temperature. A constant  $V_{BG}$  of 60 V was then applied to the ReS<sub>2</sub> for 40,000 s to create numerous trap sites in the SiO<sub>2</sub>. We repeated the same measurements to obtain the transfer and output characteristic curves after the stress was applied.

#### DATA AVAILABILITY

Data are available upon request.

#### ACKNOWLEDGMENTS

This work is supported by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MSIT) (NRF-2019R1C1C1003467 & NRF-2019K2A9A1A06083674, M.-K.J.) and also supported by the Nano-Material Technology Development Program through the National Research Foundation of Korea (NRF) funded by the Ministry of Science and ICT (NRF-2017M3A7B4049119, G.-T.K.)

#### **AUTHOR CONTRIBUTIONS**

C.K. and M.-K.J. conceived and developed the study under the guidance of G.T.K. C.K., S.Y.K., Y.K, and Y.S fabricated the device. C.K., M.S, B.C.L., and C.T. conducted the electrical measurements and characterized the data. D.K. and Y.K. analyzed the optical Raman properties. C.K., M.-K.J, and G.T.K. wrote the manuscript and discussed the final presentation with all of the authors.

#### **Corresponding Author**

\*E-mail (G.-T. K. and M.-K. J.): gtkim@korea.ac.kr & mkjoo@sookmyung.ac.kr

#### **Competing interests**

The authors declare no competing interests.

**Supporting Information** Supporting figures and discussion contains the interlayer resistivity of 2D ReS<sub>2</sub> confirmed by c-AFM measurement, the enhancement of gate leakage current after the electrical stress, and the  $I_D$ - $V_D$  output characteristic and corresponding output transconductance curves as a function of  $V_{BG}$ , respectively. These materials further confirm the restricted channel migration and are available free of charge via the Internet at http://pubs.acs.org.

#### References

- (1) Rahman, M.; Davey, K.; Qiao, S. Z. Advent of 2D Rhenium Disulfide (ReS<sub>2</sub>): Fundamentals to Applications. *Adv. Funct. Mater.* **2017**, *27*, 1606129.
- Butler, S. Z.; Hollen, S. M.; Cao, L.; Cui, Y.; Gupta, J. A.; Gutiérrez, H. R.; Heinz, T. F.; Hong, S. S.; Huang, J.; Ismach, A. F.; Johnston-Halperin, E.; Kuno, M.; Plashnitsa, V. V.; Robinson, R. D.; Ruoff, R. S.; Salahuddin, S.; Shan, J.; Shi, L.; Spencer, M. G.; Terrones, M.; Windl, W.; Goldberger, J. E. Progress, Challenges, and Opportunities in Two-Dimensional Materials beyond Graphene. *ACS Nano* 2013, *7*, 2898–2926.
- (3) Lee, B. C.; Na, J.; Choi, J. H.; Ji, H.; Kim, G.; Joo, M. Probing Distinctive Electron Conduction in Multilayer Rhenium Disulfide. *Adv. Mater.* **2019**, *31*, 1805860.
- (4) Kwon, J.; Shin, Y.; Kwon, H.; Lee, J. Y.; Park, H.; Watanabe, K.; Taniguchi, T.; Kim, J.; Lee, C. H.; Im, S.; Lee, G. H. All-2D ReS<sub>2</sub> Transistors with Split Gates for Logic Circuitry. *Sci. Rep.* **2019**, *9*, 3–9.
- (5) Tongay, S.; Sahin, H.; Ko, C.; Luce, A.; Fan, W.; Liu, K.; Zhou, J.; Huang, Y. S.; Ho, C. H.; Yan, J.; Ogletree, D. F.; Aloni, S.; Ji, J.; Li, S.; Li, J.; Peeters, F. M.; Wu, J. Monolayer Behaviour in Bulk ReS<sub>2</sub> Due to Electronic and Vibrational Decoupling. *Nat. Commun.* **2014**, *5*, 1–6.
- (6) Shim, J.; Oh, A.; Kang, D.-H.; Oh, S.; Jang, S. K.; Jeon, J.; Jeon, M. H.; Kim, M.; Choi, C.; Lee, J.; Lee, S.; Yeom, G. Y.; Song, Y. J.; Park, J.-H. High-Performance 2D Rhenium Disulfide (ReS<sub>2</sub>) Transistors and Photodetectors by Oxygen Plasma Treatment. *Adv. Mater.* **2016**, *28*, 6985–6992.
- (7) He, R.; Yan, J. A.; Yin, Z.; Ye, Z.; Ye, G.; Cheng, J.; Li, J.; Lui, C. H. Coupling and Stacking Order of ReS<sub>2</sub> Atomic Layers Revealed by Ultralow-Frequency Raman Spectroscopy. *Nano Lett.* **2016**, *16*, 1404–1409.
- (8) Liao, W.; Wei, W.; Tong, Y.; Chim, W. K.; Zhu, C. Low-Frequency Noise in Layered ReS<sub>2</sub> Field Effect Transistors on HfO<sub>2</sub> and Its Application for PH Sensing. *ACS Appl.*

Mater. Interfaces 2018, 10, 7248–7255.

- (9) Zhang, E.; Jin, Y.; Yuan, X.; Wang, W.; Zhang, C.; Tang, L.; Liu, S.; Zhou, P.; Hu, W.; Xiu, F. ReS<sub>2</sub>-Based Field-Effect Transistors and Photodetectors. *Adv. Funct. Mater.* 2015, 25, 4076–4082.
- (10) Srivastava, P. K.; Hassan, Y.; Gebredingle, Y.; Jung, J.; Kang, B.; Yoo, W. J.; Singh, B.; Lee, C. Van Der Waals Broken-Gap p-n Heterojunction Tunnel Diode Based on Black Phosphorus and Rhenium Disulfide. ACS Appl. Mater. Interfaces 2019, 11, 8266–8275.
- (11) Cao, S.; Xing, Y.; Han, J.; Luo, X.; Lv, W.; Lv, W.; Zhang, B.; Zeng, Z. Ultrahigh-Photoresponsive UV Photodetector Based on a BP/ReS<sub>2</sub> Heterostructure p-n Diode. *Nanoscale* **2018**, *10*, 16805–16811.
- (12) Wang, J.; Zhou, Y. J.; Xiang, D.; Ng, S. J.; Watanabe, K.; Taniguchi, T.; Eda, G. Polarized Light-Emitting Diodes Based on Anisotropic Excitons in Few-Layer ReS<sub>2</sub>. *Adv. Mater.* 2020, *32*, 2001890.
- (13) Liu, E.; Fu, Y.; Wang, Y.; Feng, Y.; Liu, H.; Wan, X.; Zhou, W.; Wang, B.; Shao, L.; Ho, C. H.; Huang, Y. S.; Cao, Z.; Wang, L.; Li, A.; Zeng, J.; Song, F.; Wang, X.; Shi, Y.; Yuan, H.; Hwang, H. Y.; Cui, Y.; Miao, F.; Xing, D. Integrated Digital Inverters Based on Two-Dimensional Anisotropic ReS<sub>2</sub> Field-Effect Transistors. *Nat. Commun.* 2015, *6*, 1–7.
- (14) Shim, J.; Oh, S.; Kang, D. H.; Jo, S. H.; Ali, M. H.; Choi, W. Y.; Heo, K.; Jeon, J.; Lee, S.; Kim, M.; Song, Y. J.; Park, J. H. Phosphorene/Rhenium Disulfide Heterojunction-Based Negative Differential Resistance Device for Multi-Valued Logic. *Nat. Commun.* 2016, 7, 1–8.
- (15) Thakar, K.; Mukherjee, B.; Grover, S.; Kaushik, N.; Deshmukh, M.; Lodha, S. Multilayer ReS<sub>2</sub> Photodetectors with Gate Tunability for High Responsivity and High-Speed Applications. ACS Appl. Mater. Interfaces **2018**, 10, 36512–36522.
- (16) Moon, Y. S.; Shon, J. H.; Kim, D.; Lee, K.; Joo, M. K.; Kim, G. T. Understanding Tunable Photoresponsivity of Two-Dimensional Multilayer Phototransistors: Interplay between Thickness and Carrier Mobility. *Appl. Phys. Lett.* **2020**, *116*, 183102.
- Wang, Y.; Liu, E.; Gao, A.; Cao, T.; Long, M.; Pan, C.; Zhang, L.; Zeng, J.; Wang, C.; Hu, W.; Liang, S. J.; Miao, F. Negative Photoconductance in van Der Waals Heterostructure-Based Floating Gate Phototransistor. *ACS Nano* 2018, *12*, 9513–9520.
- (18) Ho, C. H.; Huang, Y. S.; Tiong, K. K.; Liao, P. C. In-Plane Anisotropy of the Optical and Electrical Properties of Layered ReS<sub>2</sub> Crystals. J. Phys. Condens. Matter 1999, 11, 5367–5375.
- (19) Das, S.; Appenzeller, J. Screening and Interlayer Coupling in Multilayer MoS<sub>2</sub>. *Phys. Status Solidi Rapid Res. Lett.* **2013**, *7*, 268–273.
- (20) Das, S.; Appenzeller, J. Where Does the Current Flow in Two-Dimensional Layered Systems? *Nano Lett.* **2013**, *13*, 3396–3402.
- (21) Kim, S. Y.; Jeong, D.; Lee, H.; Na, I.; Kim, S.; Kim, D.; Lim, S.; Lee, B. C.; Lee, S.; Yang, S. M.; Kim, G. T.; Joo, M. K. Drain Induced Barrier Increasing in Multilayer ReS<sub>2</sub>. 2D Mater. **2020**, 7, 031004.
- (22) Lee, B. C.; Kim, C. M.; Kim, S.; Kim, G. T.; Joo, M. K. Effect of Interlayer Tunneling Barrier on Carrier Transport and Fluctuation in Multilayer ReS<sub>2</sub>. *Appl. Phys. Lett.* **2020**, *117*, 033501.
- (23) Goyal, N.; MacKenzie, D. M. A.; Panchal, V.; Jawa, H.; Kazakova, O.; Petersen, D. H.; Lodha, S. Enhanced Thermally Aided Memory Performance Using Few-Layer ReS<sub>2</sub> Transistors. *Appl. Phys. Lett.* 2020, *116*, 052104.
- (24) Zhou, Z. H.; Wei, B. C.; He, C. Y.; Min, Y. M.; Chen, C. H.; Liu, L. Z.; Wu, X. L.

Anisotropic Raman Scattering and Mobility in Monolayer  $1T_d$  -ReS<sub>2</sub> Controlled by Strain Engineering. *Appl. Surf. Sci.* **2017**, 404, 276–281.

- (25) Li, S. L.; Wakabayashi, K.; Xu, Y.; Nakaharai, S.; Komatsu, K.; Li, W. W.; Lin, Y. F.; Aparecido-Ferreira, A.; Tsukagoshi, K. Thickness-Dependent Interfacial Coulomb Scattering in Atomically Thin Field-Effect Transistors. *Nano Lett.* 2013, 13, 3546– 3552.
- (26) Ji, H.; Lee, G.; Joo, M. K.; Yun, Y.; Yi, H.; Park, J. H.; Suh, D.; Lim, S. C. Thickness-Dependent Carrier Mobility of Ambipolar MoTe<sub>2</sub>: Interplay between Interface Trap and Coulomb Scattering. *Appl. Phys. Lett.* **2017**, *110*, 183501.
- (27) Liu, T.; Xiang, D.; Zheng, Y.; Wang, Y.; Wang, X.; Wang, L.; He, J.; Liu, L.; Chen, W. Nonvolatile and Programmable Photodoping in MoTe<sub>2</sub> for Photoresist-Free Complementary Electronic Devices. *Adv. Mater.* 2018, *30*, 1804470.
- (28) Jadczak, J.; Kutrowska-Girzycka, J.; Smoleński, T.; Kossacki, P.; Huang, Y. S.; Bryja, L. Exciton Binding Energy and Hydrogenic Rydberg Series in Layered ReS<sub>2</sub>. *Sci. Rep.* 2019, 9, 1–9.
- (29) Joo, M. K.; Moon, B. H.; Ji, H.; Han, G. H.; Kim, H.; Lee, G.; Lim, S. C.; Suh, D.; Lee, Y. H. Understanding Coulomb Scattering Mechanism in Monolayer MoS<sub>2</sub> Channel in the Presence of H-BN Buffer Layer. ACS Appl. Mater. Interfaces 2017, 9, 5006–5013.
- (30) Ji, H.; Joo, M. K.; Yi, H.; Choi, H.; Gul, H. Z.; Ghimire, M. K.; Lim, S. C. Tunable Mobility in Double-Gated MoTe<sub>2</sub> Field-Effect Transistor: Effect of Coulomb Screening and Trap Sites. *ACS Appl. Mater. Interfaces* **2017**, *9*, 29185–29192.
- (31) Illarionov, Y. Y.; Rzepa, G.; Waltl, M.; Knobloch, T.; Grill, A.; Furchi, M. M.; Mueller, T.; Grasser, T. The Role of Charge Trapping in MoS<sub>2</sub>/SiO<sub>2</sub> and MoS<sub>2</sub>/hBN Field-Effect Transistors. 2D Mater. **2016**, *3*, 035004.
- (32) Cho, K.; Park, W.; Park, J.; Jeong, H.; Jang, J.; Kim, T. Y.; Hong, W. K.; Hong, S.; Lee, T. Electric Stress-Induced Threshold Voltage Instability of Multilayer MoS<sub>2</sub> Field Effect Transistors. ACS Nano 2013, 7, 7751–7758.
- (33) Illarionov, Y. Y.; Waltl, M.; Rzepa, G.; Kim, J. S.; Kim, S.; Dodabalapur, A.; Akinwande, D.; Grasser, T. Long-Term Stability and Reliability of Black Phosphorus Field-Effect Transistors. ACS Nano 2016, 10, 9543–9549.
- (34) Illarionov, Y. Y.; Waltl, M.; Rzepa, G.; Knobloch, T.; Kim, J.-S.; Akinwande, D.; Grasser, T. Highly-Stable Black Phosphorus Field-Effect Transistors with Low Density of Oxide Traps. *npj 2D Mater. Appl.* **2017**, *1*, 23.
- (35) Kim, T.; Fan, S.; Lee, S.; Joo, M. K.; Lee, Y. H. High-Mobility Junction Field-Effect Transistor via Graphene/MoS<sub>2</sub> Heterointerface. *Sci. Rep.* **2020**, *10*, 1–8.
- (36) Jin, Y.; Joo, M. K.; Moon, B. H.; Kim, H.; Lee, S.; Jeong, H. Y.; Lee, Y. H. Coulomb Drag Transistor Using a Graphene and MoS<sub>2</sub> Heterostructure. *Commun. Phys.* 2020, *3*, 1–8.
- (37) Huang, H.; Bi, D.; Ning, B.; Zhang, Y.; Zhang, Z.; Zou, S. Total Dose Irradiation-Induced Degradation of Hysteresis Effect in Partially Depleted Silicon-on-Insulator NMOSFETs. *IEEE Trans. Nucl. Sci.* 2013, 60, 1354–1360.
- (38) Colinge, J. P.; Lee, C. W.; Afzalian, A.; Akhavan, N. D.; Yan, R.; Ferain, I.; Razavi, P.; O'Neill, B.; Blake, A.; White, M.; Kelleher, A. M.; McCarthy, B.; Murphy, R. Nanowire Transistors without Junctions. *Nat. Nanotechnol.* 2010, *5*, 225–229.
- (39) Jeon, D. Y.; Park, S. J.; Mouis, M.; Berthomé, M.; Barraud, S.; Kim, G. T.; Ghibaudo, G. Revisited Parameter Extraction Methodology for Electrical Characterization of Junctionless Transistors. *Solid. State. Electron.* **2013**, *90*, 86–93.
- (40) Troutman, R. R. VLSI Limitations from Drain-Induced Barrier Lowering. *IEEE J.* Solid-State Circuits **1979**, *14*, 383–391.

(41) Ortiz-Conde, A.; García Sánchez, F. J.; Liou, J. J.; Cerdeira, A.; Estrada, M.; Yue, Y. A Review of Recent MOSFET Threshold Voltage Extraction Methods. *Microelectron. Reliab.* **2002**, *42*, 583–596.

### **Table of Contents Graphic**

