

High-density SOT-MRAM technology and design specifications for the embedded domain at 5nm node

M. Gupta, M. Perumkunnil, Kevin Garello, S. Rao, F. Yasin, G.S. Kar, A.

Furnemont

► To cite this version:

M. Gupta, M. Perumkunnil, Kevin Garello, S. Rao, F. Yasin, et al.. High-density SOT-MRAM technology and design specifications for the embedded domain at 5nm node. 2020 IEEE International Electron Devices Meeting (IEDM), Dec 2020, San Francisco (virtuel), United States. pp.24.5.1-24.5.4, 10.1109/IEDM13553.2020.9372068. hal-03239738

HAL Id: hal-03239738 https://hal.science/hal-03239738v1

Submitted on 27 May 2021 $\,$

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

High-density SOT-MRAM technology and design specifications for the embedded domain at 5nm node

M. Gupta¹, M. Perumkunnil¹, K. Garello^{1,2}, S. Rao¹, F. Yasin¹, G.S. Kar¹, A. Furnémont¹ ¹imec, Leuven, Belgium, ²Spintec, Grenoble, France, email: <u>Mohit.Gupta@imec.be</u>

Abstract-Spin Orbit Torque (SOT) magnetic random-access memory (MRAM) offers the possibility to realize ultra-highspeed Non-Volatile memory technology without endurance issues that plague its more mature counterpart, STT-MRAM, but at cost of density. Based on our SOT-MRAM technology data, we explore different bit-cell architectures through extensive Design Technology Co-optimization (DTCO) to evaluate the most pareto-optimum solutions for High-Density [HD] and High-Performance [HP] and we design full SOT-MRAM macro for embedded domain. Our design-technology specifications projections show that using Resistance-Area (RA) product of 4 Ω .um2. MTJ diameter of 32nm. SOT trackwidth of 35nm and SOT efficiency $\theta_{SHE} \ge 1.4$ enables: i) a HP SOT-MRAM macro with operating frequency (RD/WR) \approx 1.05/0.71GHz at the 5nm process node and a 40% bit-cell area reduction compared to the 122 SRAM, ii) a HD SOT-MRAM macro with operating frequency (RD/WR) $\approx 1.1/0.45$ GHz and 37.5% area reduction compared to the 111 SRAM. Our analysis reveals that the bit line parasitic will be a limiting factor to SOT-MRAM performance at advanced nodes.

I. INTRODUCTION

Due to its superior scaling properties and non-volatility, STT-MRAM is presently being commercialized as a replacement for slow SRAMs and eFlash in embedded cache memories, with potential applications also as persistent DRAM [1,2]. However, it will be ultimately limited to last level caches (LLCs) due to the read disturb and endurance issues when operating <10ns. Alternatively, SOT-MRAM [3] offers unmatched switching speed and endurance compared to STT-MRAM. In such devices (Fig.1), write (SOT) and read (TMR) path are separated, and the 3-terminal cell structure minimizes risk of voltage break down leading to reliable sub-ns and subvolt operations [4]. With these benefits, SOT-MRAM can potentially replace HP and HD SRAM at register, L1 and L2 level in CPUs, GPUs and NPUs in the embedded domain.

However, there are certain challenges facing SOT technology with regards to density (3T cell) and write current (material efficiency), as presently, the required SOT critical switching current (I_{SOT}) is around one order larger than STT-MRAM. In this work, we tackle such important challenges limiting the adoption of SOT as the embedded memory of choice (compared to SRAM and STT-MRAM), based on SOT and silicon measurement data. To this end, we perform extensive DTCO on different SOT-MRAM bit-cells to arrive at optimized solutions for the Performance, Power and Area (PPA). This is followed by macro designs at 5nm node with associated design-level PPA analysis, demonstrating two important factors limiting the SOT macro level performance to max ~1GHz at advanced nodes – i) a saturation of SOT write

current with increasing SOT efficiency θ_{SHE} , and ii) Bit-line (BL) parasitics specifically resistance.

II. SOT MRAM TECHNOLOGY

A typical SOT-MTJ device structure is shown Fig. 1. It consists of top-pinned perpendicularly magnetized MTJ patterned on a thin SOT metal channel (here 3.5nm of W_{β}). To operate such device, SOT current needs to be assisted by a static in-plane magnetic field in the same direction to ensure efficient deterministic switching [4, 5]. Nowadays, various solutions have been proposed to operate the device in the absence of external field [5,6], and major challenges are relegated to MTJ performance (retention, stop etch) [7] and writing efficiency. In fact, in Fig.2, we present SOT critical switching current (I_{SOT}) as a function of inverse of pulse length (τ_p) in sub-ns regime. One can see that it requires ~500uA to switch at 1ns, which scales to 200uA at 32nm according to our models. As shown by I_{SOT} equation (Fig. 3), a direct path for reducing write operation of SOT-MRAMs such as minimizing transistor wear on bit cell is to improve the conversion ratio between charge and spin currents θ_{SHE} . Typical SOT metals allow $\theta_{\text{SHE}} = 0.1 \cdot 0.5$ [3,5], while θ_{SHE} >1 would be required to achieve sub-100 µA currents (Fig. 3), which requires new materials such as topological insulators [8], which unfortunately are currently immature for technology and challenging to be integrated in fab environment.

III. DESIGN TECHNOLOGY CO-OPTIMIZATION

For an efficient embedded memory design, accurate technology assumptions extensive DTCO is important. Hence, we combine the device sizing constraints of different foundries and IMEC Silicon data to estimate the SRAM area [9-12] at 5nm CMOS node (Fig. 4). The Contact Poly Pitch (CPP) and Metal Pitch (MP) numbers are estimated accordingly with CPP=45nm based on our technology and models [13].

A. SOT bitcell optimisation

High I_{SOT} requirements and separate RD/WR selectors places limitations on the bit-cell from the FEOL point of view. In addition to this, the SOT bit-cell (SOT-5T) [14] utilizes 2 selectors with RD/WR word-lines (WLs), BLs and WR bit-line bar (BLB). Routing these 5 signals restricts cell scaling from BEOL point of view. SOT cell height is mostly determined by BEOL patterning, while FEOL dominates in SRAM. Keeping in mind these limitations, we propose three bit-cell solutions (Fig. 5): SOT Shared WL1 (SOT-SWL1), SOT-SWL2 and SOT Shared BL (SOT-SBL). Moreover, layout optimizations of SOT-SWL1 lead to two additional solutions: SOT-SWL1 Litho friendly (SOT-LTH) and SOT-SWL1 HD (SOT-HD).

In the SOT-SWL1 [5.5 tracks] layout (Fig. 6 (a)), cell height is defined by the space between the WL MINT (MT) track and RBL MT track. Here, while the WL is shareable, RBL is not, leading unequal spacing between SOT tracks in a row and thus, patterning issues. As a solution, we increase the tracks in SOT-LTH to 6 for equal spacing between SOT tracks in a row (lithography friendly solution; Fig. 6(b)) which affect bit-cell size. The SOT-HD solution reduces the whole track at the cost of increased resistance (Fig. 6c). Fig. 7 shows he area comparison between proposed SOT bitcell solutions, HD SRAM and STT. We see that SOT-SWL1 variants (SWL1, LTH and HD) and SOT-SWL2 are the most favorable and since SWL1 causes patterning issues, it is not an optimal solution.

In addition, Fig.8 depicts the BL/BLB Resistance per cell for the different SOT bit-cells. SOT-HD, SOT-5T and SOT-SBL have 36Ω /cell BLB res (single MT track for BLB), while all bit-cells have BL res of 18Ω /cell since 2 tracks are connected to the BL (M2 and MT track). Thus, we have 2 cases of BL/BLB res: 18/18 and 18/36. WL res is proportional to cell height. SOT-SBL has a high WL and BL/BLB res (42 and 18/36 Ω /cell respectively), which is not suitable for our target. Consequently, SOT-LTH, SOT-HD and SOT-SWL2 remain the best solutions for HD and HP targets at advanced nodes. Cell-size variation with FEOL-size required for I_{SOT} (Fig. 9) shows that SOT-HD has an area gain of 37% w.r.t 111 SRAM, and SOT-LTH has a 40% area benefit w.r.t 122 SRAM. This is retained when going from 2 to 4 fins for the Read Transistor (RT) and 2 to 6 fins for the Write Transistor (WT) showing that SOT bit-cell area is more limited by BEOL rather than FEOL.

B. Read-Write optimisation

A typical SOT cell has two NFETs independently selecting RD and WR paths (Fig. 10). One can set the magnetic field such that I_{SOT} from BL to BLB leads to a Parallel to Antiparallel (P/AP) transition, such that the WT is in conduction mode and offers the lowest resistance. When current flows from BLB to BL, the WT degenerates due to source resistance (and SOT track resistance). In case of SOT-SWL2 (Fig. 11), both WTs deal with source degeneration limitation (one in P/AP and other in AP/P). This is not realistic for efficient WR and limit bit-cell solutions to SOT-LTH and SOT-HD for HP and HD target.

As mentioned above, I_{SOT} is limited by the track resistance (related to SOT resistivity and dimensioning). The SOT track width/Critical Dimension (CD) is in turn governed by MINT track pitch (where maximum available space $= 2 \times MINT$ pitch: Fig. 6) and MTJ CD (SOT CDminimum = MTJ CD). Thus, the available range for SOT CD is from 24nm to 36nm. Fig. 12 shows that with increasing SOT CD, track resistance reduces (at the cost of I_{SOT}). At the optimum SOT CD of 32nm, track resistance and I_{SOT} are 500 Ω and 210uA (0.225 θ_{SHE}) respectively. ISOT also depends upon BL/BLB resistance. Fig. 13 shows the relationship between BL/BLB resistance and its loading with SOT track resistance. Less loading along with low BL/BLB res (18/18 Ω /cell) deliver highest possible current and lowest switching time but increases area overhead at array level (due to increased periphery). 128 is the optimum BL loading and can deliver 92µA at 32nm CD (for low BL/BLB res). To speed-up SOT switching further, the current passing through SOT can be increased in 2 ways: 1) Increasing the fins of the WT (increase in bit-cell area) and 2) boosting the VG of the WT (favorable). Fig. 14 shows that WL boosting from 0.7 to 0.9 can increase WT current from 92uA to 112uA. However, it requires at-least 210µA to switch the SOT cell for θ_{SHE} of 0.225 and SOT CD of 32nm. From Fig. 3, we require a θ_{SHE} of 0.8 (100uA I_{SOT} for 1ns switching) for SOT-LTH and a 1.4 θ_{SHE} (65uA I_{SOT} for 1ns switching) for SOT-HD.

I_{MTJ} is the RD current used for sensing the MTJ state (at VREAD). Fig. 15, gives the RA and (STT switching current density) J_{SW} for our range of SOT CD values, assuming MTJ CD = SOT CD. A J_{SW}(STT) greater than 10MA/cm² for the target RA of 4Ω .um² is required, which is almost 2x the STT target at 5nm node [13].

IV. MACRO DESIGN

The WL delay vs loading is shown in Fig. 16 for different SOT cells. We require a loading of 64 on WL with repeaters (256 total) to operate at GHz frequencies. Fig. 17 shows our Macro architecture. The 32 KB SOT macro is divided into 2 banks with a simple butterfly architecture for each 16KB bank that is divided into 4 sub banks. The sub bank has a maximum size of 32Kb (128 rows x 256 columns) with shared local IOs for top and bottom arrays. The 16KB bank is repeated using repeater logic between 2 banks. For the TT corner of the device (and MTJ pillar), switching events are captured in Fig. 18.75uA current flows during AP/P and 92uA during P/AP transitions. The reduction in WT current is due to the drop across WR driver. θ_{SHE} for this simulation is 1.4. BL res is crucial here, since at SOT track res of 500Ω (for 32nm SOT CD), most of the voltage drops across BL, limiting WR current and speed. A single-ended sensing scheme (Fig.9) for sensing the MTJ state at 25uA RD current leads to a RD delay of 0.9ns.

V. PPA ANALYSIS AND CONCLUSION

Fig. 19 and 20 highlight the comparison between SRAM and SOT Macros for the embedded domain at 5nm node for area and energy consumption, respectively. Adding repeaters between sub banks to operate at high frequency comes at the cost of leakage as well as area. Fig. 19 shows that the SOT-HD Macro has an area benefit of ~13% and ~30% w.r.t HD and HP SRAM, whereas the SOT-LTH Macro has an area benefit of 6% and 25% w.r.t HD and HP SRAM. The SOT-LTH design manages to achieve a nominal RD/WR access latency ~0.9/1.4ns. A closer look at the energy profile (Fig. 20) reveals 3 major crossover zones that can impact energy consumption. SOT-MRAM RD becomes more energy efficient as compared to HP-SRAM @0.4MB (max L1 capacity) and crosses HD-SRAM @2MB/8MB for RD/WR, due to the exponential increase of SRAM standby power with increasing capacity.

In conclusion, at LLC capacities in present embedded HPC and some Mobile systems (<8MB), SOT-MRAM is clearly more beneficial regardless of its present high write current. θ_{SHE} and BL Resistance are knobs affecting I_{SOT}, and thus energy and delay. By exploring the variation of these parameters with respect to energy and delay (Fig. 21 and Fig. 22), we clearly show that SOT-MRAM is penalized due to higher BL resistance that leads to higher drop across BL. Our work shows that achieving lower BL resistance at lower nodes with $\theta_{SHE} \sim$ 0.8 would improve considerably energy and delay, by more than 10X, making SOT-MRAM a credible solution for future LLC applications.

Acknowledgement: This work was supported by IMEC's Industrial Affiliation Program on Memory Design.

REFERENCES

- [1] B. Dieny et al., Nat. Electron. 3, pp. 446-459 (2020) [2] K. Lee et al., *IEEE IEDM*, pp. 2.2.1-2.2.4 (2019) [3] A. Manchon et al., Rev. Mod. Phys. 91, 035004 (2019) [4] K. Garello et al., IEEE Symp. VLSI, pp. 81-82 (2018) [5] K. Garello et al., IEEE Symp. VLSI , T194-T195 (2019) [6] K. Garello et al, IEEE IMW, pp. 101-104 (2019) [7] M. Wang et al., Nat. Electron. 1, 11, pp. 582-588 (2018) [8] N.H.D. Khang et al, Nature Mater. 17, pp. 808-813 (2018) [9] J. Chang et al., *IEEE ISSCC*, pp. 206-207 (2017).
 [10] M. Clinton et al., *IEEE ISSCC*, pp. 206-207 (2018) [11] J. Chang et al., IEEE ISSCC, pp. 238-239 (2020).
- [12] M. K. Gupta et al., ESSDERC pp. 256-259, (2017) [13] S. Sakhare et al., IEEE IEDM, pp. 18.3.1-18.3.4 (2018).
- [14] Z. Wang et al., IEEE EDL, pp. 343-346, (2018).





Fig.3 SOT switching current vs θ_{SHE} . After 1.4 θ_{SHE} improvement in current is very less.



Fig.1: (a) TEM cross section of a 50nm SOT-MTJ device, (b) Toppinned MTJ stack design schematic with composition: W(SOT) / CoFeB(FL) / MgO (14 Ω.µm2)/CoFeB(RL)/SAF (HL1-HL2). Magnetic field along current direction is required to insure deterministic switching [1].

90

80

70

60

40

30

20

20nm

16nm

[nm]

Parameter 50

ġ.



10nm Technology

7nm 5nn

0.007 2 x CPP x MP [um2]

0.012



5.5

0.002



Fig. 5. Schematic of the SOT bit-cell solutions. SOT 5 Terminal (SOT-5T), SOT Shared Word Line 1 (SOT-SWL1), SOT-SWL2 and SOT Shared Bit Line (SOT-SBL). Layout optimizations of SOT-SWL1 lead to 2 other solutions: SOT-SWL1 Litho friendly (SOT-LTH) and SOT-SWL1 high density (SOT-HD).



Fig. 6. (a) Horizontal cross-sectional view of SOT-SWL1. The shared track between adjoining cells can lead to patterning issues. (b) SOT-LTH increases the track and is a litho friendly solution. (c) SOT-HD reduces one whole track at the price of increased resistance. (d) layout view of SOT-HD.



Fig.7 Different SOT bit-cells area comparison. SOT bitcells are designed @5nm. They are compared with SRAM @ 5nm and 7nm.



BL/BLB=18/36 Ω /cell.



Blbar F

Fig. 9 SOT bitcell comparison with SRAM. SOT-Fig.8 BL/BLB resistance comparison among different SOT bitpatterning on contrary to SRAM cell that is why path for SOT-MRAM. cells. WL resistance is proportional to cell height. Bit-line even more no. of fin for Write Transistor (WT) will resistance can split in two cases. BL/BLB=18/18 Ω /cell and not increase area in some cases.

MRAM cell height is governed by BEOL Fig. 10. Schematic of RD and WR



path like SOT-LTH/HD and SOT-SWL2.



Fig.14 WL boosting to improve the write current. Current improves by almost 20uA.



Fig.16 WL delay calculation for different no. of on WL. 256 no. of cell gives delay in ns and 128 would not help to operate in high frequency.



Fig.18 Simulated write operation where AP2P and P2AP Fig. 22 Write energy vs RBL. Even at higher HP SRAM @0.4MB and crosses HD-SRAM happens at 1.4 ns time-period (Ist and IIIrd cycle). 100mV differential is generated to sense the state of the cell. 1.4ns frequency for the same memory size by pulse is used for simulation (both write and read). However, reducing BL resistance. read can be possible at 0.9ns.







Fig.15 At diameter of 32nm, the target RA≈4.µm2 & target Jsw=12 MA/cm2.



Fig. 19 Relative macro area comparison between SOT-MRAM and SRAM. Due to periphery, bitcell area benefit degrades.



Delay

Fig. 21 Write energy vs θ_{SHE} . Almost 10 times improvement is possible at higher θ_{SHE} .



 $\theta_{\mbox{\tiny SHE}}$ it could be possible to achieve higher





	120 x 200					120 x 200				
LCTRL										
	128 x 256						128 x 256			
Repeater										
	128 x 256				der		128 x 256			
				LC	TRI					
	128 x 256					128 x 256				
32 Global I/O GCTRL 32 Global I/O										
128	128	128	128	8	۲.	128	128	128	128	
x 64	x 64	x 64	x	ĕ	ę	x 64	x 64	x 64	x 64	
	32		32 Local I/O							



Fig.17 Architecture of SOT-MRAM macro designed at 5nm node with two banks. Each bank contains 4 sets of SOT-MRAM arrays containing 128x256 bit-cells.



Fig. 20: Energy comparison between SRAM and SOT-MRAM for varying sizes. SOT-MRAM read becomes more energy efficient compared to around 2MB. SOT-MRAM write crosses HD-SRAM in the range of 8MB to 16MB depending on θ_{SHE} ($\theta_{\text{SHE}} \uparrow \text{crossing point} \downarrow \text{and vice versa}$).