Formally Verified Superblock Scheduling

Cyril Six
Kalray S.A.
Montbonnot, France
csix@kalrayinc.com

Léo Gourdin
Univ. Grenoble Alpes, CNRS,
Grenoble INP, Verimag
France
Leo.Gourdin@univ-grenoble-alpes.fr

Sylvain Boulmé
Univ. Grenoble Alpes, CNRS,
Grenoble INP, Verimag
France
Sylvain.Boulme@univ-grenoble-alpes.fr

David Monniaux
Univ. Grenoble Alpes, CNRS,
Grenoble INP, Verimag
France
David.Monniaux@univ-grenoble-alpes.fr

Justus Fasse
Univ. Grenoble Alpes, CNRS,
Grenoble INP, Verimag
France
Justus.Fasse@kuleuven.be

Nicolas Nardino
ENS de Lyon
France
Nicolas.Nardino@ens-lyon.fr

Abstract
On in-order processors, without dynamic instruction scheduling, program running times may be significantly reduced by compile-time instruction scheduling. We present here the first effective certified instruction scheduler that operates over superblocks (it may move instructions across branches), along with its performance evaluation. It is integrated within the CompCert C compiler, providing a complete machine-checked proof of semantic preservation from C to assembly.

Our optimizer composes several passes designed by translation validation: program transformations are proposed by untrusted oracles, which are then validated by certified and scalable checkers. Our main checker is an architecture-independent simulation-test over superblocks modulo register liveness, which relies on hash-consed symbolic execution.

CCS Concepts:
• Software and its engineering → Formal software verification; Retargetable compilers;
• Theory of computation → Scheduling algorithms;
• General and reference → Performance;
• Computer systems organization → Superscalar architectures; Very long instruction word.

Keywords: Translation validation, Symbolic execution, the Coq proof assistant, Instruction-level parallelism.

This is the authors version of the peer-reviewed paper

1 Introduction
In-order processor cores execute assembly instructions in their syntactic order. If one instruction computes a register and the next instruction uses this register, then the core stalls until the value computed becomes available, which may take several clock cycles. An optimizing compiler thus reorders instructions to minimize stalling.

CompCert2 [Leroy 2009a,b] is a compiler for the C programming language with a machine-checked proof of correctness: if compilation succeeds, then the semantics of the assembly code matches that of the source: an execution of the C program without undefined behaviors translates into an assembly execution with the same sequence of observable events (calls to external functions, accesses to volatile variables…). CompCert does not reschedule instructions, thus producing suboptimal assembly code for in-order cores.

Motivations. Six et al. [2020] added instruction scheduling and some peephole optimizations to CompCert (thus creating CompCertSched) at the assembly level, in postpass (after register allocation and final transformations, Fig. 1 and 2). One of their goals was to form instruction “bundles”, to be executed in parallel, for the Kalray KVX, a VLIW (Very Long Instruction Word) processor. However, due to that late position within compilation, they were limited to scheduling inside basic blocks (instruction sequences with one single entry point and one single exit point). Dependencies induced by register reuse may thus prevent finding good schedules. Moreover, the porting effort of their approach is rather high for every architecture.

1The alternative is an out-of-order core, dynamically reordering instructions. Their complexity and lower predictability (e.g., for bounding worst-case execution time), excludes them from some safety-critical systems.
2compcert.org, official versions: https://github.com/absint/CompCert
Scheduling over superblocks (where instructions may move across branches) is desirable because such blocks are often larger than basic blocks, thus with more opportunities to reorder instructions. Reordering before register allocation, at the RTL level\(^3\), is also desirable as it can take advantage of the infinite number of pseudo-registers, in contrast to postpass scheduling which works with a limited number of registers, some of them having already been spilled. While postpass scheduling (anyway necessary for generating bundles on VLIW processors) benefits from the precise view of the final assembly code, e.g., with register-spilling instructions, prepass scheduling greatly leverages various heuristics that increases semantic parallelism, such as renaming with fresh pseudo-registers after loop unrolling. RTL also provides a representation generic over all processor architectures, thus with a reduced per-architecture development effort.

\*Contributions and structure of the paper.\* Section 2 recalls the approach of Six et al. [2020] and how, as a secondary contribution, we have ported their postpass instruction scheduler to the AArch64 architecture. This demonstrates which parts of their postpass are generic, and which need to be ported. Our postpass scheduler, like theirs, also performs a peephole optimization just before scheduling (in the scheduler’s front-end). But, ours is slightly more advanced (for leveraging AArch64 features). Here, our main result is that we have simply reused their translation validation procedure: this strengthens the case for this approach to verification, which still works after tweaks to heuristics whereas a direct proof would surely require much reengineering.

Our main contribution is a portable verified instruction scheduler, working on a portable intermediate representation (RTL, see Figure 2). It operates over superblocks: a generalization of basic blocks, such that each instruction of a given block has still at most one successor in this block, but may also branch to another superblock [Hwu et al. 1993; Lee et al. 1993]. The semantics of the scheduled superblock must preserve the observable outputs on live registers of the non-trapping executions of the original superblock. Undefined behaviors (e.g., traps such as division by zero or incorrect memory accesses) may be preserved or replaced by defined behaviors. For example, the scheduler may move instructions across some internal conditional branches as long as this is not observable by other superblocks; it may also introduce fresh registers (e.g., local renamings), or replace some instructions by equivalent combinations. Section 3 recalls the specificities of superblock (vs basic-block) scheduling.

In addition, we provide a certified checker for path duplications, which we use to prove tail duplication and loop unrolling optimizations. These optimizations increase scheduling opportunities (at the price of code size increase). Our checker of path duplications illustrates the interest of translation validation designs: a simple formally verified checker enables to certify the correctness of an important class of transformations, modulo small hints provided by oracles. This checker and the heuristics and methods for selecting relevant superblocks are explained in Section 4.

Next, Section 5 summarizes the several preprocessing transformations that are applied on selected superblocks to increase scheduling opportunities. As our prepass scheduling operates on RTL, the pass is technically available for every architecture. However, the scheduling process itself is only useful on in-order cores and needs to be parametrized by a description of the micro-architecture. Thus, our scheduling oracle is decomposed into a front-end that is specific to the architecture, and a generic backend (similarly to Six et al. [2020]). Our verifier is completely generic, but parametrized by rules specific to the target backend. This allows validating some target-specific rewritings in the scheduler’s front-end (e.g., the RISC-V expansion of Section 5.2). Hence, similar rewritings could be easily set up for another target.

Section 6 details the implementation of our prepass scheduler’s backend. Finally, Section 7 describes how we formally verify both instruction schedulings and rewritings, with a single simulation checker. Because our checker is significantly more powerful than the one of Six et al. [2020] (support of superblocks, rewritings during symbolic execution, simulation
modulo register liveness), it is an important step forward for certifying compilers from symbolic executions. Lastly, Section 8 provides a thorough experimental evaluation of our optimizations, and Section 9 concludes with related works.

Six’s PhD [Six 2021] details more in depth many parts of this paper. We use “CompCert” to denote official releases, and CompCertSched for our version of CompCert with scheduling. Our source code is available on our gitlab server, in the CPP22_main branch (a release consistent with this paper): gricad-gitlab.univ-grenoble-alpes.fr/certicompil/compcert-kvx/-/tree/CPP22_main

2 Postpass Scheduler for AArch64

Six et al. [2020] created CompCertSched, a postpass (post register allocation) scheduler and peephole optimizer for CompCert, operating on basic blocks (one entry point, one exit point) in KKVX assembly code. First, their peephole optimizer rewrites the assembly code to merge loads (resp., stores) to consecutive locations into double or quadruple loads (resp., stores). Then, a dependency analysis is performed and a scheduler, chosen by a command-line option among several available ones, computes a reordering of instructions. Lastly, the previous transformations being performed by untrusted oracles, the final transformed code is validated against the original one by a certified checker. This checker performs a symbolic execution of both codes, that computes the final contents of registers and of the memory as symbolic expressions over their initial contents. The two codes are considered equivalent if these expressions are structurally equal. For compilation efficiency, structural equivalence of expressions is reduced to pointer equality through hash-consing (i.e. memoizing expressions such that two structurally equal expressions are uniquely allocated in each compiler run). Since certain processor operations may trap (e.g., reading from invalid memory locations), the symbolic execution engine also checks that the set of possibly invalid expressions of the original code includes that of the transformed code.

Example 2.1 (Simulation on symbolic states). Consider two basic blocks \( B_1 \) and \( B_2 \):

\[
\begin{align*}
(B_1) & \quad r_1 := r_1 + r_2; \quad r_3 := 1 \text{load}[m, r_1]; \quad r_3 := r_1; \quad r_1 := r_1 + r_3 \\
(B_2) & \quad r_3 := r_1 + r_2; \quad r_1 := r_3 + r_3
\end{align*}
\]

Both \( B_1 \) and \( B_2 \) lead to the same parallel assignment:

\[
\begin{align*}
r_1 := (r_1 + r_2) + (r_1 + r_2) \parallel r_3 := r_1 + r_2.
\end{align*}
\]

But, \( B_1 \) is preconditioned by “\( 1 \text{load}[m, r_1 + r_2] \) has not trapped”, whereas the precondition of \( B_2 \) is trivially true. Hence, \( B_2 \) simulates \( B_1 \), but the converse is false.

Six et al. [2020] encodes such a precondition as a list of potentially trapping terms, hence relaxing the implication of preconditions as a list inclusion.

\[\text{Figure 3. Our AArch64 backend}\]

\[\text{Figure 4. Examples of Load/Store Compactions on AArch64}\]

CompCert provides a backend for the AArch64 architecture (non-VLIW processors) and thus provides us the “Mach-to-Asm” pass of Figure 2. We have replaced this pass by the “Mach-to-Asm” passes resulting from the composition of the “Mach-to-Machblock” of Six et al. [2020] with the passes of “Machblock-to-Asm” of Figure 3. The overall implementation of our formally verified postpass scheduler on AArch64 represents a bit more than three person-months of development. This port for a single architecture represents about 7000 LOC of Coq, with many bureaucratic proofs.

In contrast to the peephole optimizer of [Six et al. 2020], ours, also applied in the scheduler’s front-end, can merge non-consecutive loads or stores within the original basic block, as long as they respect the semantic dependencies and offset constraints on double load/store specific to the AArch64 ISA. Figure 4 illustrates four situations found by our peephole, now described from top to bottom. (i) Backward load pairing, with increasing offset (the offset of the second load is greater than that of the first one): the pairing must happen backward because, we need to preserve the write into \( w_4 \) on line 1, before its read on line 2. (ii) Forward load pairing, with increasing offset: the pairing must happen forward because, we need to preserve the read into \( w_7 \) before its write. (iii) Consecutive load pairing, with decreasing offset (the offset of the second load is lower than that of the first one). (iv) Forward store pairing, with increasing offset.

Like Six et al. [2020], our formally verified simulation test validates these rewritings by performing the reverse rewriting (i.e. from double loads/stores to pairs of simple loads/stores) in the Asmblock-to-AbstractBasicBlock pass (see Fig. 3). Currently, the main benefit of our peephole optimizations for AArch64 is code size reduction: it reduces
the number of generated memory transfer instructions by about 10%, approximately 3% of the total code length (on average across all our benchmarks). This optimization opens the door for future similar replacements: e.g., selection of ards or the bics instructions\textsuperscript{5}.

Our experimental evaluation (see Sect. 8) shows that prepass and postpass schedulings of CompCertSched are complementary, both on KVX and on AArch64.

3 Superblock vs Basic-Block Scheduling

A major improvement of our prepass scheduling over the basic-block scheduling of Six et al. [2020] is that it operates on superblocks (one entry point, possibly several exit points).

The scheduled superblock must simulate the original superblock. We check this simulation property with a formally proved simulation test summarized in Section 7. Similar to the postpass verifier of Six et al. [2020], this test is based on symbolic execution with formally verified hash-consing. Additionally, our symbolic execution normalizes symbolic values in order to validate some rewritings of instructions applied in the scheduler’s front-end. And, the simulation between superblocks is proved modulo register liveness: instead of comparing the symbolic values of all assigned registers, we only compare, for a given exit, those which are live at this exit (i.e. only those read by any execution starting at this exit). Simulation modulo liveness is both more expressive (since assignments of non-live registers are ignored) and more efficient (since we only compare a small subset of assigned registers).

Prior to scheduling, a preliminary phase selects a superblock structure for each function [Hwu et al. 1993; Lee et al. 1993]. Here, many choices are possible as there are several possible partitions of a given function into superblocks: in particular, on each conditional branch, we may choose to extend the current superblock to one of the successors, or to end it when there is no clearly better choice. Moreover, during the selection of superblocks, we may duplicate some instructions (tail duplication, several variations of loop unrolling) in order to create new opportunities of superblock partitioning with larger superblocks at the end.

This selection pass has a deep impact on the overall performance, since intra-superblock scheduling amounts to optimizing some execution path at the expense of other execution paths. For example, moving the \texttt{ls} instruction above the loop exit toward label \texttt{L101} in Figure 8 eliminates a stall at each loop iteration, but slows down the path toward \texttt{L101}. Currently, our superblocks are selected to be the “most likely path” inside the code, and instruction duplications are controlled through compiler options. This is detailed in Section 4.

4 Selection and Extension of Superblocks

We describe here how we transform each function into a carefully chosen partition of superblocks. The first step to form superblocks is to identify “CFG paths”—called traces\textsuperscript{6} by Fisher [1981]—likely to be executed. Depending on the accuracy of this static branch prediction, our optimizations may result in a performance gain or loss.

Then, based on this prediction, we may duplicate some paths of the CFG in order to increase the size of superblocks, and thus the scope of our superblock scheduling. Finally, the selection of our superblocks for scheduling combines branch predictions (presented in Sections 4.1 and 4.2) and these path duplications (see Sect. 4.3).

4.1 Principles of our Static Branch Prediction

We optionally attach one Boolean prediction per conditional branch: if present it indicates the truth value for the condition that we consider the most likely, and thus the next step in the superblock; if absent, it indicates no prediction at this branch, and thus the end of the superblock.

4.1.1 Detecting Innermost Loops. Fig. 5 depicts a program consisting of two nested loops. The innermost, starting at test “D?”, is the one of interest: this is usually where most of the computation time lies. Ideally, our static branch prediction should favor the path staying within the innermost loops, instead of the one going out: “F?” should be predicted as branching on “G”, in order to enable loop unrolling, which builds a big superblock by duplication of this loop body.

However, there are other examples where both successors of a given test remain within the loop. In such a case, without additional profiling information, we end the superblock at that test. A wrongly predicted branch can be harmful to overall performance. In contrast, an unpredicted branch that could have been predicted will just result in a missed opportunity for optimization: it will not decrease performance compared to the original code.

4.2 Acquiring Prediction Information

Prediction information can be acquired by user annotations, profiling (Sect. 4.2.1) or by static analysis (Sect. 4.2.2). Annotations use \texttt{builtin_expect}, as in GCC and LLVM. Profiling consists in instrumenting the code to record execution statistics into a file. Then, that file is used on subsequent

\textsuperscript{5}Specific versions of the corresponding arithmetic instructions update the condition flags while writing the result.

\textsuperscript{6}CompCert already defines a trace as a sequence of observational events. Instead, we use “CFG path”, where CFG stands for “Control-Flow Graph.”
Formally Verified Superblock Scheduling

compilations to guide branch prediction. Absent annotations and profiling information, we exploit certain patterns in the program in order to guess the most likely direction of many branches. In particular, innermost loops as well as their exit branches are detected by static prediction.

4.2.1 Prediction by Profiling. We developed a profiling system in CompCertSched. Classically, our profiling system is used in two steps. First, the program is compiled with special instrumentation: (i) counters are inserted into each object file as local data blocks; the link between the counter and the instruction in the program is given by a hash code depending on the function being compiled and the location within the function, so that counters can be retrieved during recompilation; (ii) right after each branch, a special CompCert builtin is inserted, which increments the appropriate counter; (iii) at program exit, counters are written to a file, through special linker sections added to each compiled object file. The program is then run on representative input, and branch counts are accumulated in a log file.

After profiling information has been recorded, the software is recompiled. The compiler loads the logging file and on the basis of the profiling information, it decides which branches are likely to be taken. Our profiler-based heuristic consists in assigning the prediction to the branch more taken if the relative difference between the two branches counts exceeds a given threshold. In order to move that join point further and hence, extends the superblock ending on this join point (see Fig. 6); (ii) loop body unrolling consists in unrolling a whole innermost loop in order to make its unrolled loop body a big superblock, and thus enable scheduling across the original loop iterations; (iii) first iteration peeling, essentially consisting in replacing \( \text{while}(e) \) by \( \text{if} (e) \); (iv) loop rotation consists in turning “while-do” loops into “if-do-while”, by duplicating the exit-condition and its context: this enables scheduling the context of the exit-condition within the loop body and removes a “goto” from the loop.

In addition to these selection with duplications, path selection is performed in two other passes of the compiler: (i) for superblock scheduling, the pass “RTL-to-RTLpath” of Fig. 11 involves a superblock selection, which partitions each function into superblocks; (ii) the linearization pass, “LTL-to-Linear” in Fig. 2, also partitions functions into superblocks: it lays out basic blocks that are likely to flow from one to the next in consecutive memory locations, which typically benefits code fetch in processors.

Among these path selection phases, tail duplication is the most complex, and the one that ends up defining which parts of the code will be optimized. We mostly use the algorithm from [Chang and Hwu 1988], which consists in selecting a node that has the largest execution count, then growing a path forward (by going through the “best successors” in regard to execution count), and then growing it backward (through the “best predecessors”). Then, the path stops, and the next unvisited node is selected to grow a new path. Here are key differences between our implementation and their algorithm. (i) They have access to precise execution counts for each node. We do not. We follow instead the branch prediction information, stopping the path when that information is None. (ii) Their algorithm was not designed for superblocks: it allows node sharing between paths. In contrast, we enforce paths without intersection, by ending paths before such node sharing.

4.4 Formally Verified Checker of Path Duplications

All the duplications of Sect. 4.3 are path duplications: they duplicate paths in the CFG, while preserving syntactically the CFG structure modulo renaming of nodes. In our compiler, these duplications are performed by dedicated untrusted oracles followed by a common certified checker. The latter can check in a single run any combination of these transformations. Moreover, it is both simple and small (only 650 lines of Coq, including its correctness proof).

Each oracle is expected to return: (i) the resulting CFG; (ii) the new entrypoint in this new CFG; (iii) a mapping from nodes of the new CFG to nodes of the original CFG, that we call the duplicate mapping, noted  in red, indicates which node originated where.
In order to remove some semantic constraints on instruction reorderings, our scheduler’s front-end sometimes rewrites instructions into other instructions, which possibly introduces “fresh” registers. The verifier (detailed in Sect. 7) thus checks the simulation by normalizing symbolic expressions and by reasoning modulo register liveness.

5.1 KVX Speculative Loads

In addition to normal load instructions that trap (usually aborting the program) if an unmapped address is accessed, the Kalray KVX provides special load instructions known as “speculative”, “dismissible” or “non-trapping”, which instead return a default value. In our semantics, these loads return the “undefined” \( \langle \text{under} \rangle \) value when accessing an incorrect location.\(^8\) Speculative loads can be freely moved before a conditional branch, whereas a normal load cannot unless one can prove that it cannot trap; they are thus very interesting for superblock scheduling.

It would be correct to compile C programs entirely using speculative loads: access to incorrect addresses is undefined behavior, and returning a default value is a legal way of implementing undefined behavior. Yet, this would hinder debugging and detection of abnormal behavior. We opted to generate speculative loads only as needed by the schedule.

Consider for instance the superblock starting at label .L100 of Figure 8: it is the body of a loop exiting on label .L101 that computes in \&r0 the sum of the \&r1 integer array for index variable \&r4 (bounded by \&r2). On the left, the superblock has been scheduled and bundled with the post-pass scheduler of Six et al. [2020]. On the right, our prepass scheduler has moved sxwd (originally on line 6) and lws .xs (originally on line 9) above the conditional exit originally on line 4. The effect of these moves is to gain one bundle and to remove one pipeline stall on the update of \&r0.\(^7\) The gain is of \(2n - 1\) cycles where \(n\) is the number of loop iterations (there is a 1 cycle loss if there is no iteration, because the two moved instructions have been executed while being useless; sxwd has been executed in parallel of compw. e.g., thus its useless execution does not lose a cycle). For this simple loop, this is a gain of almost 25%.

Note that, for Six et al. [2020], these moves were impossible because the original superblock is made of two basic blocks, the first one ended on the conditional exit of line 4. In order to prove that the second superblock simulates the first one, we need to check that the assignment of \&r5 and \&r3 involved in these moved instructions have no effect on the code after the loop exit (at label .L101). Fortunately, they are not in the live registers of .L101 (they are “local” to the loop body). Moreover, we need to check that these moved instructions do not introduce any undefined behavior should label .L101 be taken. This is the case, because the scheduler’s front-end

\(^{7}\)Reading from an incorrect location w.r.t CompCert semantics may return an arbitrary value if that memory location is accessible to the CPU, regardless of what was in that location. This is a valid refinement of “undefined”.

\(^{8}\)Only one stall remains in the improved scheduling, because loads have a latency of 3 cycles on the KVX.
has rewritten the trapping load \texttt{lws.xs} into a non-trapping (speculative) load \texttt{lws.s.xs}.

We have thus slightly extended RTL to support trapping load instructions. Formally, CompCertSched intermediate representations model these instructions for all architectures. But, they are only selected on KVX (i.e. except for KVX, the compiler will fail to produce assembly code, if an intermediate pass selects them).

5.2 Expanding Operations on RISC-V

Figure 9 presents a fragment of C code and the resulting RISC-V superblock, both for CompCert and for CompCertSched. Registers $x_{10}$, $x_{11}$ and $x_{12}$ respectively correspond to variables \( x \), \( y \) and \( t \) of the input program. CompCert does not attempt to minimize pipeline stalls: on line 1, the \texttt{lw} instruction dereferencing $x_{12}$ in \( x_7 \) may induce pipeline stalls at line 3, where \( x_7 \) is added to \( x_{10} \), with the result written to \( x_6 \). Moreover, CompCert expands the comparison with immediate only in the “Mach-to-Asm” pass (Figure 2): the immediate (here 7) is stored in the scratch register \( x_{31} \) (in RISC-V, \( x_8 \) is a read-only register equal to 0). Additionally, CompCert does not attempt to remember that from line 4, register \( x_{31} \) has value 7: thus it reloads 7 in \( x_{31} \) a second time on line 6.

On RISC-V, our prepass scheduler’s front-end performs an expansion of comparisons with immediate (branching or not), and of some other instructions (arithmetic operations on immediates, casts, loads of constants, and length conversions). Intermediate values generated by expansions are stored into fresh pseudo-registers (before register allocation), and the untrusted preprocessor uses a dynamic value numbering system to avoid redundant instructions (a Common-Subexpression Elimination limited to the superblock, operating on every instruction in the path). Fortunately, in Figure 9, the fresh pseudo-register assigned to immediate 7, has been allocated (after the prepass scheduling) into \( x_{12} \) (register reuse). In the general case, because the scope of our preprocessing is limited to a superblock, this memoization of immediates should only have a limited impact on register pressure.

Performing these expansions within the scheduler’s front-end increases scheduling opportunities. Here, the assignment of \( x_{12} \) to 7 is interleaved by the scheduler between the load of \( 0 (x_{12}) \) into \( x_7 \), and the addition of \( x_7 \) to \( x_{10} \): this potentially saves one cycle.

Our formally verified simulation test must check that the expansions performed by the untrusted scheduling preprocessor simulate the original RTL superblock. This is achieved by applying rewriting rules mimicking those of the preprocessor within the symbolic execution and formally proving that these rewritings preserve the semantics of symbolic values. It would be difficult to directly prove the memoization mechanism within the preprocessor, whereas it is proved “for free” by our simulation test with symbolic execution. Even without memoization, verifying these rewriting rules on symbolic values is much easier than verifying them directly on the RTL code. Indeed, symbolic values are directly expression trees, whereas the RTL code is a CFG of register assignments. In particular, the rewriting rules on symbolic values do not involve registers (and substitution of registers). For example, let us consider the following rewriting on RTL conditional branch instructions (written in pseudocode):

\[
L_1: \text{if} \ (\text{GEs} \ 7)[r_1] \ \text{goto} \ L_2 \ \text{else goto} \ L_4
\]

\[
L_1: \ r_2 := (\text{ADDiw}_x \ 0 \ 7); \ \text{goto} \ L_4
\]

\[
L_4: \ \text{if GE}[r_1, r_2] \ \text{goto} \ L_2 \ \text{else goto} \ L_3
\]

where \( r_2 \) is a fresh pseudo-register and \( L_4 \) is a fresh node. This rewriting is simply expressed in the symbolic representation by the rule

\[
(\text{GEs} \ 7)[v] \rightarrow \text{GE}[v, (\text{ADDiw}_x \ 0 \ 7)]
\]

where \( v \) is the symbolic value of \( r_1 \).
Moreover, verifying that rewritings of the untrusted preprocessor correctly deal with “fresh” registers is just a particular case of the simulation test modulo liveness: the expansion on the right-hand side of Figure 9 is correct because x12 is not live at label .L10. Hence, embedding the rewriting rules within the symbolic execution allows the proof of these rewrite rules to ignore liveness issues. In contrast, expressed in a preprocessing of the simulation test (like in the postpass of [Six et al. 2020]), rewriting rules would be required to satisfy a bisimulation modulo register liveness.

5.3 Register Renaming

Register allocation may introduce a lot of name dependencies (e.g., write-after-write and write-after-read) by reusing the same register for previously independent pseudo-registers. This may reduce the number of possible schedules. On the contrary, before register allocation name dependencies are rare because “fresh” registers can be generated at any time. This is a big advantage of pre-over postpass scheduling.

However, the path duplications of Section 4.4 may induce name dependencies. In particular, as illustrated on the left-hand side of Fig. 10, loop unrolling produces two almost exact copies of the loop body (shown here in assembly instead of RTL), thus leading to name dependencies between instructions of the original and duplicated loop body. These name dependencies are due to the reuse of register names (e.g., d1 and d2 in Fig. 10) and can be removed by renamings with “fresh” names (resp. d4 and d3). We implemented an oracle providing such renamings, and we check the correctness of its results with our certified simulation test modulo liveness over superblocks. Therefore, renamed registers must either not be visible outside the superblock (this is the case in Fig. 10), or else the expected data flow be restored by assigning the correct value to the expected name before exits, at the price of extra-moves.

The result is a superblock-local register renaming pass, which allows for greater scheduling flexibility within the superblock while preserving the expected data flow with respect to the successor superblocks. Note that CompCert’s register allocator [Rideau and Leroy 2010], with coalescing and live-range splitting, eliminates most of the extra-moves created by renaming.

5.4 If-Lifting: Moving Up Side Exits in Superblocks

For architectures such as AArch64 which do not provide speculative loads, load instructions cannot move above side-exits without adding a potential trap (which is incorrect). Even after the register renaming on the left-hand side of Fig. 10, this “trap-after-exit” dependency between lines 9 and 7 prevents the desired interleaving of the two occurrences of the initial loop body. A workaround (Fig. 10, right) is to “lift” the side-exit of line 7 above the two arithmetic operations of lines 5 and 6. Interleaving these operations with those of the second body is now possible. On ARM Cortex A53 (dual

```c
double sumsq(double *x, int len) {
    double s = 0.0;
    for (int i=0; i < len; i++) s += x[i]*x[i];
    return s;
}
```

![Figure 10. Interleaving of unrolled loop-bodies on AArch64.](image-url)
depend on the preceding side-exit with a latency of 1 cycle; (iii) similarly, we forbid side-exits to be reordered, through a latency of 1 between successive side-exits.

Compared to postpass scheduling [Six et al. 2020], our prepass scheduler reasons at a higher level of abstraction: not only do we have an unbounded amount of registers, but also certain pseudo-instructions have not yet been expanded into sequences of elementary assembly instructions. We, however, still have to assign latencies and resource usage to instructions. On the Kalray KVX, we generate the assembly instruction sequence, and then call the functions of the postpass scheduler that give latency and resource usage. On Aarch64 and RISC-V, for a limited number of cores (Cortex-A53, Cortex-A35; Rocket, SweRV EH1, SiFive U74), we implemented these functions directly, with numbers from the available documentation or from relevant scheduling parameters in the LLVM compiler.

One difficulty is that the format of latency and resource constraints, originally from [Six et al. 2020], was designed for fully pipelined processors: processors in which there are resource constraints on which instructions can be issued at the same clock cycle, but no constraints across different clock cycles. That is, on a fully pipelined processor, such as the KVX, if a multiplication was issued at a cycle \( t \), then it does not prevent another multiplication from being issued at cycle \( t + 1 \). In many processors, some units, especially dividers, are not pipelined: an instruction entering the unit monopolizes it until completion. A general solution would be to introduce multiple-cycle resource reservations. We are waiting to have more core descriptions to introduce a more general format (with added functionality, such as operand reads at different cycles). Meanwhile, we handle this by adding a constraint \( t(j') - t(j) \geq \delta \) when \( j \) and \( j' \) are two successive uses of the same non-pipelined unit, where \( \delta \) is an estimated number of cycles of use.\(^{11}\) A drawback is that this does not allow reordering operations using the same non-pipelined unit with respect to one another.

Postpass optimization within a basic block [Six et al. 2020] has a single objective, reducing the makespan: the time when the last value produced by the basic block is available. In contrast, superblock prepass optimization has multiple, conflicting objectives: (i) reducing the makespan (with respect to the final exit); (ii) reducing register pressure (the number of physical registers needed), or, as a proxy, the live ranges of values; (iii) pushing side-exits as early as possible.

\(^{11}\)The cycle count for division often depends on the quotient bit-length.

For solving the constraint system, we reuse two algorithms of [Six et al. 2020], (i) Forward list scheduling: time slots are greedily filled by increasing time (clock cycle), adding instructions to each slot as long as they respect the resource and latency constraints, with a priority for instructions that start the longest path in the latency graph. Forward scheduling tends to place exit points as soon as possible, but may increase the live ranges of variables. (ii) Backward list scheduling: time slots are greedily filled by decreasing time, with a priority for instructions that end the longest path in the latency graph.

A difficulty not present in postpass scheduling is that scheduling some instructions early, whereas their result is not used soon, increases the number of live pseudo-registers; the risk is that a superblock that originally used less pseudo-registers than the number of physical registers in the processor could, after scheduling, use more, resulting in costly spill code (loads and stores to stack slots) being inserted by the register allocation pass. The risk of exceedingly early scheduling is higher with the forward list scheduler than with the backward scheduler, thus we originally favored the latter for prepass scheduling. In addition, we introduced: (iii) Zigzag scheduling: forward scheduling is used to place exit points, and then backward scheduling places other instructions. (iv) Register-pressure-aware scheduling: the forward list scheduler is made aware, at each allocation step, of the number of live pseudo-registers in each register class (e.g., integer vs floating-point registers). When this number becomes close (e.g., the difference is less than three) to the number of physical registers in the processor, the strategy is modified: the scheduler favors instructions which decrease the number of live registers in that class, and chooses the one which decreases it the most. If no instruction decreases register pressure, we favor instructions which do not increase the number of live registers of the given class, with long paths to the exit in the latency graph. Finally, if all possible instructions increase the number of live registers, we wait for an instruction that does not, and if none becomes available after 5 cycles, we schedule the next instruction with the normal list scheduling strategy (priority for instructions that finish the longest path in the latency graph). When the number of live registers drops below the threshold, the normal list scheduling strategy applies again. See [Nicolas Nardino 2021] for details.

7 Formally Verified Superblock Scheduler

We now describe how our superblock scheduler is formally verified. For the sake of concision, this description remains informal, and in particular, without Coq definition. Full details are given in [Six 2021, Chap. 5&7] and in our Coq code (see the URL given on page 3).

Figure 11 sketches the design of our formally verified RTL superblock scheduler. RTLpath is a new IR which annotates RTL programs with information about superblocks: entry-points, exit-points and register liveness. It also represents the execution of a whole superblock in a single step.

Hence, our formally verified superblock scheduler requires that its input RTL program has been previously rewritten, as described in Section 4, in order to exhibit “relevant” superblocks in each function. Then, the untrusted scheduler
(Sect. 6) transforms each superblock, which are checked for simulation by the verified checker, described in this section. The final pass simply forgets the RTLpath annotations of the scheduled program; by construction, the RTL execution of the scheduled program simulates its RTLpath execution.

### 7.1 Definition of the RTLpath IR

RTLpath extends the RTL CFG of instructions, with a super CFG-structure of paths, where such a path represents a superblock. But, for the formal proofs, the path-structure does not need to partition the CFG into superblocks: two distinct paths are not required to be disjoint.

Our notion of CFG path is more like the usual notion of *trace* in “trace-scheduling”. To each instruction we assign an optional default successor. Instructions with a default successor are either basic instructions, or conditional branches. A CFG path connects a sequence of instructions to its default successors; the final instruction of a path has no default successor. The whole execution of a path of length \(p\) emits at most one observational event, in the CompCert semantic sense (call to an external function, access to a volatile variable): at its final node (this is important for forward simulation proofs). In fact, all functions calls are restricted to be at the final node. Note that one given CFG path represents several execution paths: the execution may exit early from the CFG path through an intermediate conditional branch.

RTLpath comes with a semantics: one step of RTLpath execution runs all RTL instructions from path entry to path exit. States are the same as for RTL, but store as well that all caller functions are well-formed RTLpath functions.

---

**7.2 Bisimulation of RTLpath and RTL Executions**

With these definitions, the forward simulation of RTLpath by RTL is reduced to a simple “Plus-simulation” (Fig. 13): an RTLpath step runs at least one RTL instruction, but at most \(p + 1\) where \(p\) is the size of the executed path.

The reverse simulation, of RTL by RTLpath, is less trivial. In an RTLpath execution, successive states necessarily correspond to entry paths. In particular, each return address stored in the stack is itself an entry path of the return function (recall that a call instruction must be last in a path, so its return location is at the start of another path). Relation \(\sim\) matching RTL states with RTLpath states encodes these invariants. More generally, \(S_1 \sim S_2\) relates an RTL state \(S_1\) with an RTLpath state \(S_2\) that is the entry point of a CFG path containing \(S_1\). As pictured in Figure 12, one RTL step is simulated by one RTLpath step on path exits. Otherwise, the RTLpath execution stutters. To prevent silent infinite loops from being simulated by any program, CompCert forward simulations require proving that the number of successive stuttering steps is finite: here, this number is bounded by the size of the current CFG path.

---

**7.3 Path-Executions Equivalence Modulo Liveness**

Given the original RTL program, the oracle pictured in pass (1) of Figure 11 produces an RTLpath program, annotated with a set of “input” (i.e. live) registers on each path entry. The well-formedness of this RTLpath program is checked by a certified simple forward analysis, that simultaneously checks the correctness of liveness information: the set of *input registers* given on each path entry must include the sets of registers actually read in all executions starting from this path entry.

For RTLpath programs with correct liveness information, we prove a “lockstep” simulation (see Fig. 7) of RTLpath execution modulo liveness: here, \(S_1 \sim S_2\) means that RTLpath states \(S_1\) and \(S_2\) only match on *live registers*, including those that have been stored in the stack during function calls. Since RTLpath states (like RTL ones) comprise a well-formed list of stack frames modeling the call stack, it is easy to define this simulation relation that both involves registers and memory.

---

### 7.4 Design of the Certified RTLpath Scheduler

The scheduling oracle takes as input an RTLpath function, computes a schedule for each superblock (each path), and returns a tuple \((c, e, pm, dm)\) where \(c\) is the scheduled RTL CFG, \(e\) is its main entry-point, \(pm\) is its associated pathmap, and \(dm\) is the reverse mapping from entry paths of the scheduled CFG to the original CFG (like the duplicate mapping \(\phi\) in Sect. 4.4). Given an original RTLpath function \(f_1\), our
Formally Verified Superblock Scheduling

Symbolic state for the left-hand side of Fig. 8

```
if (r4 ≥ r2) {
    r32 := (r4 ≥ r2);
    goto .L101
}
ok[lws.(sxxw(r4),r1)];
r0 := (r0+(lws.s.ws(sxxw(r4),r1)))
∥ r3 := (lws.s.ws(sxxw(r4),r1))
∥ r4 := (r4 + 1)
∥ r5 := (sxxw(r4))
∥ r32 := (r4 ≥ r2);
goto .L100
```

Figure 14. Comparing Symbolic States of the KKVX Superblocks given in Figure 8.

certified pass turns the \((c, e, pm)\) returned by the oracle into an RTLpath function \(f_2\), after verifying the well-formedness conditions (like in Sect. 7.3). Then, thanks to the \(dm\) mapping, it checks that \(f_2\) “matches” \(f_1\): (i) \(dm\) is a mapping from path entries of \(f_2\) to path entries of \(f_1\); (ii) for each path entry \(pc_2\) of \(f_2\), given \(pc_1\) its matching path entry in \(f_1\), the symbolic execution of the \(f_2\) path starting at \(pc_2\) simulates the symbolic execution of the \(f_1\) path starting at \(pc_1\) modulo live registers of \(f_1\) (with the simulation checker detailed in Sect. 7.5). Formally, the forward simulation proof of our scheduler also corresponds to a lockstep simulation, similar to the one of Sect. 7.3.

7.5 Certifying the RTLpath Simulation Test

Fig. 14 illustrates the comparison of symbolic states for validating the transformation of Fig. 8. Each symbolic state is a sequence of conditional exits followed by a final one. The state of memory and registers on each exit is represented by a \textit{preconditioned parallel assignment} (following the terminology of Example 2.1), where the precondition is a list of possibly trapping expressions, within the “\textit{ok}” keyword in Fig. 14. Our simulation test checks the implication of preconditions on each exit by testing list inclusion: here, the lists of the right-hand side on both exits are implicitly empty. And the simulation test compares the symbolic values of live registers on each exit: here, only \(r0\) is live at exit .L101, whereas only \(r0, r1, r2,\) and \(r4\) are live at exit .L100.

Our formal development follows the general lines of that of [Six et al. 2020]: we define an abstract model of symbolic execution, allowing for a definition of a specification for the simulation test in this symbolic semantics, then we refine this model into an efficient implementation that uses their formally verified hash-consing technique, extended with our rewriting engine.

We retain their approach of modeling the impure computations involved in hash consing in a monad of “impure” computations [Boulmé 2021]. The core of our simulation test is implemented in this monad and proved correct by a lemma, expressing that when the test normally terminates then property (ii) of Section 7.4 holds. The primary goal of their refinement technique is to circumscribe the reasoning on impure computations as much as possible.

However, our abstract model of the simulation test is more complex than the one of [Six et al. 2020] on several points. (i) We consider \textit{superblocks}: the symbolic state thus must represent several execution paths (where [Six et al. 2020] only deal with a single execution path). (ii) Our simulation test compares symbolic states on each path exit modulo liveness. (iii) Our notion of RTL/RTLpath state is richer than their notion of Asm/Asmblock state. Note that, since call instructions are always at the end of a path, return addresses in the call stack must always point to the start of a path. (iv) In Comp-Cert’s memory model, a pointer comparison fails when these pointers are allocated in distinct memory blocks.\footnote{Comparison of pointers pointing to different blocks has undefined behavior according to the C standard [ISO 2011, §6.5.8p5].} Hence, arithmetic operators that may compare pointers (comparisons of integers of the same size as the pointers) contain a read dependency on memory, which may lead a naive implementation of the simulation test to reject some desirable schedules. The solution of [Six et al. 2020] to this technical issue works on the last IR of CompCert (assembly), but not in an intermediate IR such as RTLpath. Alternatively, we solved this issue by proving that the memory within a path execution is only modified by store instructions, which do not change the results of pointer comparisons: thus, all pointer comparisons do not really depend on the current memory, but only on the initial memory of the path execution.

7.6 Verified Rewritings during Symbolic Execution

In contrast to rewriting rules of Six et al. [2020], which happens during the “Asmblock-to-AbstractBasicBlock” compilation, ours are directly integrated in the symbolic execution engine. As explained in Section 5.2, our approach gives simpler proofs about these rewriting rules, but makes the symbolic execution implementation a little trickier. In particular, we have to integrate them within the hash-consing mechanism.

Our rewriting rules are always applied at the top of hash-consed terms (like a smart constructor). The rewritten terms

\footnote{Superblock of Fig. 8 is a loop of entry .L100 and exit .L101, where \(r0\) is the result of the loop, \(r4\) is the loop counter, and where \(r1\) and \(r2\) are parameters.}
are then turned into proper hash-consed terms by a dedicated (impure) function that only transforms their top nodes. In other words, the management of hash-consing during rewriting is delegated to this dedicated function: this both simplifies the implementation of rewriting rules and its formal proof.

Formally, a rewriting rule must turn a term $t_1$ into a term $t_2$ such that for all register and memory states, if evaluation of $t_1$ does not fail, then $t_2$ evaluates to the same value as $t_1$. This allows us to rewrite $t_1$ as $t_2$ in parallel assignments but not in preconditions. For example, as illustrated in Fig. 14, rewriting $\text{lsw.w}$ operation into $\text{lws.s.w}$ suffices for our certified simulation test to validate the transformation in Fig. 8.

As explained in Section 5.2, on the RISC-V backend, we succeed to move most of the assembly expansions expressed at the "Mach-to-Asm" pass in CompCert (see Fig. 2) as rewriting rules on RTLpath. This required us to overcome a little issue: while the forward simulation of "Mach-to-Asm" supports that expansions replace the $Vundef$ value by any other value, this is not supported in the proof of our rewriting rules. In CompCert, $Vundef$ represents a potential undefined behavior that has not yet been observed (e.g., read into an uninitialized register): it is a poison value which does not abort computation until it becomes observable. In our case, $Vundef$ may appear when evaluating some RISC-V macro-operations on unexpected immediate arguments (e.g., the $\text{shrximm}$ macro-operation used to model division by a power of two, expanded into a sequence of right shifts and additions). The "Mach-to-Asm" expansion typically replaces $Vundef$ by a silent arithmetic overflow.

Our simple workaround is to introduce within rewriting rules some dedicated pseudo-instructions able to generate the necessary $Vundef$ (hence, acting like defensive tests): these extra pseudo-instructions are further removed in the "Mach-to-Asm" pass. Note that these extra pseudo-instructions do not disturb the scheduling because they are assigned 0 latency and 0 resource.

On complex ISAs, such as AArch64, many expansions of "Mach-to-Asm" pass cannot be expressed at RTL level. This is due to limitations of RTL, which does not support arithmetic instructions modifying several pseudo-registers in parallel, such as instructions with side effects on flags. Even on RISC-V, expansions that involve stack-accessing instructions cannot really be expressed at RTL level, because the layout of stack frames is not yet defined at this level (see Fig. 2): stack accesses are only handled very abstractly.

8 Experimental Evaluation

Tables 1 to 3 summarize our experiments on several architectures: AArch64 is an ARM Cortex A53 (AArch64) in a Raspberry Pi 3 running Ubuntu 18.04.5 LTS; KVX a Kalray KV3 "Coolidge" core; RISC-V a SiFive U74 RISC-V dual-issue, in-order core in a HiFive Unmatched board. In each case, we tie the process to one core of the machine, and measure clock cycles using hardware counters. We run different suites: the benchmarks of [Six et al. 2020], the computational oriented Polybench [Pouchet 2012], and the embedded systems oriented TACLeBench [Falk et al. 2016].

First, Table 1 measures the cumulative impact of each gradually introduced optimization compared to CompCert 3.8. Note that postpass scheduling and peephole optimizations apply only to AArch64 and KVX, and RTL expansion only applies to RISC-V. The postpass scheduling for KVX is the one of [Six et al. 2020]; LICM (Loop Invariant Code Motion) is the one of [Monniaux and Six 2021]. The Q1, Med and Q3 values respectively denote the first quartile, the median, and the third quartile on the entirety of our benches. Here are a few conclusions. (i) For both the AArch64 and KVX cores, postpass scheduling has a significant impact. For the KVX, this impact is bigger, as expected on a VLIW architecture. (ii) LICM is another meaningful optimization, producing a gain of 20% on some benchmarks. (iii) Prepass scheduling (without any loop unrolling) also helps, increasing by 5-10% for the AArch64 and RISC-V cores. This is mostly due to removing the false dependencies (compared to the postpass scheduling). In contrast, the KVX core, with 64 user registers, is barely affected (in absence of optimizations for building large superblocks such as loop unrolling). Using both prepass and postpass scheduling together on AArch64 is the best setting, mainly because the latter fine-tunes the placement of spills and other instructions that have been expanded between RTL and Asm. (iv) Tail duplication and loop unrolling, combined with prepass scheduling, increase performance by about 5% on KVX. Those are also useful on specific benches thanks to their ability to enlarge the size of superblocks. (v) Loop rotation used alone has a small impact on RISC-V, but the postpass (on AArch64) benefits from it as the rotation may provide more scheduling opportunities. It shines mostly for the KVX architecture, since it results in a more efficient bundling of the loop header in postpass. (vi) RTL expansions (RISC-V only) have no significant impact on average (for all benchmarks) but they can, on some programs, result in a large performance gain when combined with prepass scheduling. We observe an improvement of 4% on the third quartile.

We also compared our best version of CompCertSched to GCC. Table 2 shows the gain (can be negative) of using GCC with the given optimization flag, versus our best version of CompCertSched, for the three suites.

\footnote{This dual-issue, in-order core was chosen because it is similar to other in-order ARM cores used in embedded systems; also it is used as little core in "big.LITTLE" settings.}

\footnote{For the KVX target, not available in CompCert, we use the one from [Six et al. 2020] without postpass scheduling (nor bundling).}
We are getting closer to GCC -O2 with our optimizations on AArch64 and KVX, and we are better than GCC -O1 in most cases on KVX. On RISC-V, we still have a margin of progression: we suspect the lack of postpass scheduling and of strength reduction. RISC-V needs several instructions for operations, such as accesses to consecutive indices in an array, feasible in one instruction on KVX or AArch64 and also strength-reducible, thus the lack of strength reduction is more evident on a RISC-V core than on architectures with more powerful individual instructions. More generally, less work went into the RISC-V backend.

Another experiment, in Table 3, shows that the prepass scheduling algorithms of Section 6 produce almost equivalent efficiency code. List scheduling seems generally a little better than its variants for KVX, but not for AArch64 and RISC-V where register-pressure-aware and backward (respectively) seems to give better results.

We measured on KVX that branch prediction from profiling information, instead of our static heuristics, gives only negligible benefit (+1% on Q3, 0% on Q1 and Median). To evaluate the impact more finely, we first profiled all our benchmarks, then we modified the compiler code to count the number of times that our heuristics gave a wrong prediction. Out of the 17816 branches that could be profiled, only 5% of them were wrongly predicted, and 14% of them had a pattern not caught by our used heuristics. This gives us confidence in our static branch prediction.

We also measured that the preprocessing pass exploiting non-trapping loads on KVX yields an average gain of about +1.5% on benchmarks where replacements are made. This score would possibly be higher if followed by an if-conversion pass.

Finally, we have also measured the effect of our experimental “if-lifting” optimization of Section 5.4 (together with register renaming) on AArch64. On most benches, it has little effect with only a few percent of performance gain or loss when added to “Best”.

9 Related Works and Conclusions

Remarks on heuristics within compilers. We implement a variant of Ball and Larus [1993]’s static branch predictor, as do GCC (citing [Wu and Larus 1994]) and LLVM [Alvisi 2020]. Profile-guided scheduling, the “ground truth”, performs better only on a small minority of examples, thus we do not expect that more advanced static prediction [Deitrich

\[\text{https://github.com/intel/yarpgen}\]

\[\text{https://github.com/csmith-project/csmith}\]

\[\text{https://embed.cs.utah.edu/creduce/}\]
et al. 1998] would improve the situation. From our experiments, nonprediction is preferable to misprediction: this is why we do not use some of Ball and Larus’s heuristics. Similarly, we use heuristics to solve the instruction scheduling optimization problems. Six et al. [2020] observed that, for postpass scheduling, their optimal and costly algorithm based on integer linear programming yields a better makespan than heuristics only in a very small fraction of the cases, and the makespan is then only marginally improved. Shobaki et al. [2013] propose an optimal scheduling algorithm in the presence of register pressure, with high cost. As they rightly point out, optimality when solving the combinatorial optimization problem does not necessarily translate into optimal runtime behavior, because the latter depends on other compiler phases and microarchitectural aspects that are not reflected in the model in which optimization is performed.

State of the art on unverified compilers. As of version 11.1.0, GCC optionally has postpass superblock scheduling (-fsched2-use-superblocks) and can enlarge superblocks by tail duplications (-ftracemerger), as CompCertSched. Superblock scheduling was introduced in GCC 3.4 but is still described as “experimental”; it is not active at -O3, one has to pass the specific option. An option for trace scheduling (-fsched2-use-traces) exists but seems to be a dummy (trace scheduling is not in the list of active passes listed by -fverbose-asm); it appears to have been introduced in GCC 3.4 and deactivated later. GCC has an “interblock” prepass scheduler based on region scheduling [Gupta and Soffa 1990].

As of LLVM version 12.0.0, MachineScheduler and Machine-Pipeliner operate on basic blocks only. Swing modulo scheduling, a software pipelining technique, and an extension to superblocks were implemented for LLVM in 2005 [Lattner 2005] but this work was not integrated into official releases. Recently, [Rangasamy 2021] proposed a superblock scheduler for LLVM. They neither aim at supporting code motion below side exits with compensation code, nor do they currently take liveness into account in checking if code motion is valid without compensation code.

Trace vs. Superblock scheduling. Trace scheduling, as introduced by Fisher [1981], is more general than superblock scheduling: it allows for side entrances in addition to side exits. Instruction may then be moved above and below side exits across each other, is however complex.

Superblock scheduling [Hwu et al. 1993; Lee et al. 1993] is presented as a simpler alternative. By disallowing side-entrances, and movements of branches across one another, only the comparatively simple compensation code for moving instructions below side exits (e.g., “if-lifting” of Sect. 5.4) is necessary [Gregg 2001]. Moreover, the loss of side entrances may be compensated by tail duplication. Gregg [2001] actually argues that superblock scheduling gives comparable results to full trace scheduling while being much simpler to implement. We add that superblocks, in contrast to general traces, allows for a compositional reasoning on scheduling correctness, which makes formal proofs much easier.

Comparison with verified compilers. Tristan and Leroy [2008] certified a simplified postpass trace scheduling within CompCert (at the Mach level): they disallow moves of branches across each other and, because they do not consider register liveness, they systematically duplicate instructions (without register renaming). Moreover, their implementation suffered from exponential complexity [Tristan 2009, §6.7.1][Tristan and Leroy 2008, §7], and was never integrated into official releases of CompCert.

In contrast, our certified superblock scheduling leverages most of the power of superblock scheduling while remaining efficient even for large superblocks. Moreover, it composes with existing RTL-level optimizations. We thus apply CompCert optimizations such as CSE3, constant propagation or deadcode elimination, between our code duplications and the actual scheduling. We intend to extend our approach to certify more complex optimizations.

Apart from CompCert, the only other real-scale verified compiler backend is CakeML, which does not include an instruction scheduler. An alternative is to use a normal compiler and apply post-hoc translation validation. For example, Necula [2000] and Tristan et al. [2011] previously established that symbolic simulation is effective to validate state-of-the-art compilers. However, it seems difficult to turn their powerful debuggers into formally verified checkers. Alternatively, a translation validation approach by SMT-solving, applied from source to object code without modification to the compiler, was used for the seL4 secure operating system kernel [Sewell et al. 2013], with the GCC compiler and the ARM architecture, with some restrictions as to the form of the C programs to be compiled and the level of optimization. The fact that this approach was only used for one specific program seems to indicate that there are difficulties in applying it more widely.

Acknowledgments
This work has been partially supported by the LabEx PERSYVAL-Lab (ANR-11-LABX-0025-01) and the IRT Nanoelec (ANR-10-AIRT-05), funded by the French national program “Investissement d’Avenir”.

We also wish to thank Delphine Demange, Benoît Dupont de Dinechin, Frédéric Pétrot, Xavier Leroy, and anonymous referees for their helpful advices.

21CSE3 is a common subexpression elimination that analyzes across branches [Monniaux and Six 2021].
Formally Verified Superblock Scheduling

References


