



**HAL**  
open science

## **Inter-tier electrostatic coupling effects in 3D sequential integration devices and circuits**

P. Sideris, L. Brunet, L. Ciampolini, G. Sicard, P. Batude, Christoforos Theodorou

► **To cite this version:**

P. Sideris, L. Brunet, L. Ciampolini, G. Sicard, P. Batude, et al.. Inter-tier electrostatic coupling effects in 3D sequential integration devices and circuits. *Solid-State Electronics*, 2020, 168, pp.107715. <10.1016/j.sse.2019.107715>. <hal-03089143>

**HAL Id: hal-03089143**

**<https://hal.science/hal-03089143v1>**

Submitted on 28 Dec 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



HAL Authorization

# Inter-Tier Electrostatic Coupling Effects in 3D Sequential Integration Devices and Circuits

P. Sideris<sup>a,b</sup>, L. Brunet<sup>b</sup>, L. Ciampolini<sup>b</sup>, G. Sicard<sup>b</sup>, P. Batude<sup>b</sup>, C. Theodorou<sup>a</sup>

<sup>a</sup> IMEP-LAHC, Univ. Grenoble Alpes, Univ. Savoie Mont Blanc, CNRS, Grenoble INP, Grenoble, France

<sup>b</sup> CEA-LETI, Grenoble, France  
contact : petros.sideris@grenoble-inp.fr

## *Abstract*

This work presents for the first time an analytical study of the electrostatic coupling between bottom and top layer of 3D sequential integration devices, regarding its impact on both static and noise behavior. The effect is demonstrated experimentally through statistical measurements, and TCAD simulations are used to further examine its properties and propose ways for the limitation of inter-tier coupling. It is demonstrated that regarding digital applications, the coupling-induced fluctuations are well within the mismatch variation level.

## *Keywords*

*SOI; CMOS; Fully Depleted; M3D; Monolithic 3D; 3D Sequential Integration; stacked; coupling; SRAM;*

## **1. Introduction**

3D sequential integration, also named 3D monolithic integration or 3D VLSI, refers to a 3D integration scheme where the stacked devices are fabricated sequentially above each other. This process leads to outstanding high-density-contacts between the tiers (up to  $10^8$  3D via/mm<sup>2</sup>) thanks to the high alignment precision obtained with lithography steppers [1], [2], compared to packaging integration schemes (TSV, Copper to Copper bonding etc.). However, the ultra-thin Inter-layer dielectric (ILD) separating the sequential tiers can act as a back gate oxide of the top transistor, becoming a pathway of electrical interference for the stacked devices. Consequently, the top device is an asymmetric double-gated FDSOI MOSFET sensitive to the electrode voltage variations of the bottom device. The experiments and TCAD simulations presented in this work prove that the stacked device exhibits a shift in its electrical characteristics due to this effect. Although the electrostatic coupling effect in M3D has been already presented in principle [3], [4], [5], [6], and experimentally verified [7], this is the first analytical study examining the coupling between the top and bottom tiers of 3D sequential technology stacking 28 nm FDSOI MOSFETs, under normal circuit operation ( $V_{DD} = \pm 0.9V$ ) and its impact on low frequency noise (LFN) performance of the stacked device.

## **2. Experimental details**

The devices under study were top n-channel FDSOI MOSFETs, with  $EOT = 1.2$  nm,  $t_{Si} = 7$  nm and ILD thickness  $t_{ILD} = 130$  nm

(shown in Fig. 1) stacked above standard high temperature FDSOI CMOS devices. More details about the low thermal budget process used for top FET fabrication and the CoolCube™ process integration scheme can be found in [2]. The gate width of the measured devices is  $W = 2 \mu\text{m}$  for both tiers, whereas two different gate lengths were measured ( $L = 1 \mu\text{m}$  and  $L = 0.1 \mu\text{m}$ ). The static measurements were performed with the Agilent B1500A device parameter analyzer and the low-frequency noise measurements with the NOISYS7 equipment by Synergie Concept [8].




Fig. 1. a) TEM picture of two stacked transistors fabricated in M3D technology. The top device channel is separated from the bottom device gate by 130nm dielectrics. b) Schematic of the experimental configuration studied in this work. The applied gate voltages are shown in Table I along with  $V_{D_{top}}=30\text{mV}$  and  $V_{S_{bot}}, V_{D_{bot}}$  floating.

### 3. Results and discussion

In order to estimate the electrostatic coupling effect from the bottom to the top tier NMOS devices, a large set of experimental data was examined using different gate bias of the bottom transistor, i.e.  $V_{G_{bot}} = 0 \text{ V}$  (bottom device OFF),  $0.9 \text{ V}$  (upper voltage limit) and  $-0.9 \text{ V}$  (lower voltage limit), as shown in Table I. The gate voltage of the top tier devices was varied from  $V_{G_{top}} = 0 \text{ V}$  to  $0.9 \text{ V}$  in linear region of operation with the application of a  $30 \text{ mV}$  drain voltage,  $V_D$ .

TABLE I. CASES OF BOTTOM TRANSISTOR GATE BIAS

	Bottom OFF	Bottom ON	
		Upper limit	Lower limit
$V_{G_{bot}}$	0 V	0.9 V	-0.9 V
$V_{G_{top}}$	0 → 0.9 V		

The opposite case, i.e. an electrostatic coupling effect from the top to the bottom device does not exist, because when the bottom transistor is in operation, its gate metal layer is biased and therefore it is shielding the bottom channel from any electric field penetration from the top transistor gate bias.

### A. Impact on electrical parameters of top tier device

For the purpose of this study, we selected 126 dies for the top tier device that demonstrated good input characteristics. Fig. 2a shows the  $I_{Dtop}$ - $V_{Gtop}$  characteristics results of NMOS devices with  $L = 1 \mu\text{m}$ . An example of electrostatic coupling is shown in Fig. 2(b), where a visible coupling-induced threshold voltage shift,  $\Delta V_t$ , can be seen in both linear and log plots of  $I_{Dtop}$ - $V_{Gtop}$ , whereas a slight change in the sub-threshold swing is observed in Fig. 2(c) (log-scale plot).




Fig. 2. (a) Drain current versus gate voltage for NMOS devices stacked on top of another NMOS, both with  $2 \mu\text{m}^2$  area (total of 126 dies). (b) Drain current versus gate voltage for an n-MOSFET ( $W = 2 \mu\text{m}$ ,  $L = 1 \mu\text{m}$ ) in linear scale and (c) in log scale, for all cases shown in Table I.

An automatic modified Y-function method [9] was applied to extract the threshold voltage,  $V_t$ , values for all 126 dies. As shown in Fig. 3, the coupling-induced  $V_t$  shift,  $\Delta V_t$ , was found to be equal to  $-15.6\text{mV} \pm 2.87 \text{ mV}$  and  $14.7\text{mV} \pm 2.38\text{mV}$  for a positive and a negative  $V_{Gbot}$  bias respectively. The small difference between their mean values can be attributed to the weak bottom interface accumulation for negative  $V_{Gbot}$ , while the  $\sim 15\%$  variation is attributed to the variability in  $t_{ILD}$  (estimated  $\pm 20\text{nm}$  for the wafer under study), that in turn affects the  $\Delta V_t$  variability through the SOI coupling relation, given by (1) [10]:

$$\frac{\Delta V_t}{V_{Gbot}} = -\frac{C_{si(top)}C_{ILD}}{C_{ox(top)}(C_{ILD} + C_{si(top)})} \quad (1)$$

where  $C_{si(top)}$ ,  $C_{ox(top)}$ ,  $C_{ILD}$  are the top channel, the top oxide, and the ILD capacitances per unit area.




Fig. 3. Threshold voltage shift of top tier NMOS devices for linear regime ( $V_{Dtop} = 30 \text{ mV}$ ).

The extracted average  $\Delta V_t$  of around 15 mV may seem significant, but it is well within the local variability limits (mismatch) of 28nm FDSOI technology [9], as can be seen in Fig. 4(a), for digital applications. Furthermore, the crossing point between mismatch and coupling reveals that even with an ILD thickness of 130nm, the maximum gate area for which the coupling-induced  $\Delta V_t$  does not exceed the mismatch variations is much higher than the typical gate areas used in digital circuits. Similarly to  $\Delta V_t$ , through Fig. 4(b) is demonstrated that both on- and off-current coupling-induced shifts  $\Delta I_{off}$  and  $\Delta I_{on}$ , are negligible compared to the calculated normalized mismatch variations of  $I_{off}$  and  $I_{on}$  in 28 nm FDSOI technology, for a typical range of gate areas in digital design.




Fig. 4. a) Coupling-induced shift and mismatch-related variations (28 nm FDSOI versus reciprocal of gate area square root) for a) threshold voltage and b)  $I_{off}$  and  $I_{on}$  current shift. The vertical marker in figure 4(a) indicates the mismatch standard deviation for the minimal transistor surface in 28 nm FDSOI ( $W = 80\text{nm}$ ,  $L = 30\text{ nm}$ ).

### B. Impact on LFN of top tier device

To study the electrostatic coupling impact on the top device LFN level, the drain current noise spectral density was measured from weak to strong inversion for all cases shown in Table I. In order to neglect the shift in the DC value of  $I_{Dtop}$ , the measured noise was normalized by  $I_{Dtop}^2$ . Fig. 5 illustrates the corresponding spectra for three selected  $V_{Gtop}$  values. Contrary to the impact on the static behavior, no noticeable coupling-induced change is observed in the LFN spectra behavior.

To further verify that the bottom-to-top coupling impact on LFN is negligible, we plotted the normalized Power Spectral Density (PSD) value extracted at  $f = 10\text{ Hz}$  versus drain current for all bias cases shown in Table I. As Fig. 6(a) shows, the LFN level for  $L = 1\ \mu\text{m}$  can be considered unchanged whatever the bottom transistor gate bias, from subthreshold to strong inversion region. The same is true for the top devices with  $L = 0.1\ \mu\text{m}$ , however, as shown in Fig. 6(b), the general LFN dependence on top gate bias is not the same. The latter is a typical behavior for sub- $\mu\text{m}$  MOSFETs, where the noise spectra are not  $1/f$ -like in most cases, but dominated by Lorentzian noise, responsible for the observed humps [12].

In previous studies, it has been shown that the bottom gate bias of an FDSOI MOSFET can strongly affect the remote Coulomb scattering between carriers and trapped charge [13], [14], leading to a change in the Correlated Mobility Fluctuations (CMF) factor  $\Omega$  in the  $1/f$  noise model expressed through (2) [15]:

$$\sqrt{S_{Vg}} = \sqrt{S_{Vfb}} \left( 1 + \Omega \frac{I_d}{g_m} \right) \quad (2)$$

where  $S_{Vg}$  is the input-referred gate voltage noise PSD,  $S_{Vfb}$  the flat-band voltage noise PSD and  $g_m$  the transconductance.

Therefore, in order to verify if the bottom transistor gate bias under normal operation can affect the CMF factor  $\Omega$ , we plotted the square root of the input-referred gate voltage noise,  $S_{Vg}$ , versus  $I_d/g_m$ . As one can observe in Fig. 7, in all three cases (Table I), there is the same linear dependence, and the extracted  $\Omega$  factor (inset) can be considered constant with  $V_{Gbot}$ .




Fig. 5. Normalized drain current power spectral density vs frequency for a top NMOS with  $W = 2\mu\text{m}$ ,  $L = 1\mu\text{m}$  in three different bias conditions of the bottom.




Fig. 6. Normalized power spectral density at  $f = 10\text{ Hz}$  vs drain current for a top NMOS with  $W = 2\mu\text{m}$ ,  $L = 1\mu\text{m}$  (a)  $L = 0.1\mu\text{m}$  (b) and all bias cases of Table I.




Fig. 7. Square root of input-referred gate voltage PSD  $S_{V_g}$  versus  $I_d/g_m$  (b) for a top NMOS with  $W=2\mu\text{m}$ ,  $L=1\mu\text{m}$  and all bias cases of Table I.

### C. Comparison with numerical simulations and proposed solutions for improvement

TCAD simulations were performed using the ATLAS Silvaco software, applying the same bias conditions as for the measurements (see Table I), as well as the same channel and gate oxide thickness values.

Fig. 8(a) shows the dependence of  $\Delta V_t$  with  $t_{ILD}$  revealing a good agreement with the experimental results for a  $t_{ILD}$  of 130nm. From the same diagram we can conclude that decreasing  $t_{ILD}$  (for example up to 75 nm) the coupling-to-mismatch margin is maintained in an adequate level while the 3D contact aspect ratio is improved. In addition, the inter-tier coupling impact may be efficiently reduced when there is a misalignment between top and bottom device positions. Indeed, as shown in Fig. 8(b), our simulations revealed that in cases where the bottom-to-top overlapping area ratio is lower than 0.5, the coupling-induced  $\Delta V_t$  can be decreased by a factor of 3. This observation may function as a guideline for 3D design rules in the near future.




Fig. 8. (a) Coupling-induced threshold voltage shift vs ILD thickness for drain bias 30mV and  $\Delta V_{G_{bot}}=-0.9\text{V}$ , compared with threshold voltage mismatch level for 28 nm FDSOI technology. (b) Threshold voltage shift vs overlapping gate area of bottom gate poly to top channel  $\left(\frac{\text{Overlapping area}}{\text{Total top channel area}}\right)$ .

## 4. Monolithic 3D SRAM Analysis

Within the More than Moore context, 3D sequentially fabricated SRAM cells are framed as an extremely appealing architecture as they can provide denser and faster memory blocks, being co-integrated among various components (heterogeneous integration). Related work [14]–[19] clearly demonstrates the virtues of this option. Therefore, in order to study the possible impact of the coupling-induced  $V_t$  shift on a circuit’s operation, we chose the 6T SRAM cell as a reference. In particular, we examined the configuration of a monolithic 3D (M3D) 2-bitcell SRAM, i.e. two stacked SRAM cells that are identical in layout design, so that the inter-tier coupling effects are maximized. Fig.1 shows the stacked M3D SRAM structure under consideration.

### A. Methodology

As shown before, the inter-tier coupling is sensitive to both the ILD thickness and the layout design of the top/bottom cell with respect to each other. Except for using coupling advantageously [20], previous work considering undesirable coupling impact [21] has been carried out only for a single M3D SRAM bitcell having half of the transistors in each tier. Fig. 9 shows a schematic layout representation of the M3D 2-bitcell SRAM under study. Because the top transistors have an asymmetric double-gate SOI structure, one can consider that the Interlayer dielectric functions as their buried oxide and therefore their back gate terminal is indeed the front gate terminal of the respective bottom tier transistors.




Fig. 9. Schematic layout representation of the M3D 2-bitcell SRAM under study.

In order to assess whether the bottom SRAM cell operation can significantly alter the top SRAM cell performance some of the most common stability metrics were investigated: the Read and Write Static Noise Margin (RSNM & WSNM) and the Supply Read Retention Voltage (SRRV), that can provide a profound overview of the top SRAM cell dynamic stability [22], [23]. The impact of coupling was studied in conjunction with the mismatch induced variations, using SPICE implementation of the equivalent circuit. The model chosen to describe the behavior of the top tier transistors is the LETI-UTSOI MOSFET model (version 2.11) that accurately captures the device characteristics. Furthermore, an appropriate parametrization was done to match the experimental coupling-induced behavior, analyzed in the previous sections.

The results (Fig. 10) show very good fitting between measurements and model for the static characteristics for the required

transistor biasing. In detail both linear and saturation behavior as well as the 15.6mV shift of the top transistor’s threshold voltage due to bottom gate coupling, are accurately captured.




Fig. 10. Drain current versus gate voltage for the top tier NMOS device (L=100nm). Circles and lines denote experimental and simulation results respectively.

For the bottom SRAM cell operation we can distinguish 3 cases: 1) no operation (zero power supply), 2) a stored ‘0’ ( $V_{CLbot}=0V, V_{CHbot}=1V$ ), 3) a stored ‘1’ ( $V_{CLbot}=1V, V_{CHbot}=0V$ ). Table II summarizes the bottom transistor gate bias for each one of the 3 cases. These conditions were applied in the back gates of the respective top transistors to emulate the inter-tier coupling effect.

TABLE II. CASES OF BOTTOM TRANSISTOR GATE BIAS

	Bottom SRAM OFF	Bottom SRAM ON	
		Stored ‘0’	Stored ‘1’
$V_{PULbot}$	0 V	1 V	0 V
$V_{PURbot}$	0 V	0 V	1 V
$V_{PDLbot}$	0 V	1 V	0 V
$V_{PDRbot}$	0 V	0 V	1 V

B. SRAM stability metrics analysis

The RSNM represents the maximum tolerable DC noise voltage at each storage node before causing a read upset. The extraction of the RSNM was performed by applying mismatch-related Monte Carlo simulations to capture the impact of the mismatch variations. The SRAM cell can be repeated over 1 million times in memory circuits resulting in  $6\sigma$  of mismatch variations. However, the  $3\sigma$  limit is critical enough to compare it with the coupling induced shift and requires 1000 runs rather than over 1 million in the case of the  $6\sigma$  limit. From the obtained butterfly curves (Fig. 11a), the mean represents the typical behavior while the blue curve shows the worst case of mismatch among the 1000 runs. The largest square was fit for the worst set to estimate the mismatch related RSNM degradation. Additionally, the mean RSNM was extracted and comparing the two values, the impact of the  $V_t$  mismatch is a RSNM reduction of 27%.

The same steps were followed after the addition of the coupling due to the operation of the bottom SRAM, the RSNM was extracted. As shown in Fig. 11b, the coupling-induced  $V_t$  shift can further reduce the RSNM by 1% more.




Fig. 11. (a) Impact of  $V_t$  mismatch on RSNM of top tier SRAM, (b) Addition of the static coupling because of the bottom tier SRAM operation

Following the same methodology as for the RSNM, we also extracted the WSNM that characterizes the write-ability of the SRAM bitcell (Fig. 12). Once again the reduction of the WSNM window due to the addition of the inter-tier coupling is 1% more.




Fig. 12. (a) Impact of  $V_t$  mismatch on WSNM of top tier SRAM, (b) Addition of the static coupling because of the bottom tier SRAM operation

Regarding the SRRV, it is defined as the maximum allowed reduction of cell supply voltage for which the read stability is not affected. It is an equally important stability metric for SRAM cells [22]. It can be estimated measuring the bitline current  $I_{BL}$  while the power supply of the cell ( $V_{CELL}$ ) is ramped down. At a specific value of the  $V_{CELL}$  (called  $V_{flip}$ ), the stored bit is flipped and  $I_{BL}$  drops suddenly. Then the SRRV is extracted as

$$SRRV = V_{DD} - V_{flip} = 1 - V_{flip}$$

Fig.13 (a) shows the simulation results for a typical cell with the 3 cases of the bottom operation. It is apparent that the most critical case is when a ‘1’ is stored at the bottom cell. By further adding for this case the mismatch variations with 1000 Monte-Carlo runs, we obtain is an additional SRRV reduction of 3.5%.




Fig. 13. Bit-line current versus cell supply voltage for (a) the three cases of the bottom SRAM operation and (b) Monte Carlo simulation with mismatch variations only or (c) adding also the static coupling induced shift.

## CONCLUSIONS

A study of coupling-induced effects in the static and noise behavior of 3D sequential top tier transistors has been presented. Through both measurements and simulations, it was shown that the coupling-induced  $\Delta V_t$ ,  $\Delta I_{off}$  and  $\Delta I_{on}$  have high values considering analog applications, however they are well within the local variability limits of 28nm FDSOI technology for digital circuits, where sub- $\mu\text{m}$  devices are used. Concerning the low frequency noise performance of the top tier transistor, no coupling-induced impact was observed regardless the transistor area. In addition, it was demonstrated that the coupling effect can be limited either by increasing the ILD thickness or through a top/bottom transistor misalignment. Finally, a circuit example of a M3D 2-bitcell SRAM proved the validity of our analysis as all of the metrics were altered negligibly (1 to 3.5%) by the inter-tier coupling compared to the mismatch-induced variations.

## Acknowledgement

This work was partially supported by the LabEx Minos ANR-10-LABX-55-01 program.

## References

- [1] P. Batude *et al.*, “3D Sequential Integration: Application-driven technological achievements and guidelines,” in *2017 IEEE International Electron Devices Meeting (IEDM)*, 2017, pp. 3.1.1-3.1.4.
- [2] L. Brunet *et al.*, “First demonstration of a CMOS over CMOS 3D VLSI CoolCube™ integration on 300mm wafers,” in *2016 IEEE Symposium on VLSI Technology*, 2016, pp. 1–2.
- [3] A. Koneru and K. Chakrabarty, “Analysis of electrostatic coupling in monolithic 3D integrated circuits and its impact on delay testing,” in *2016 21th IEEE European Test Symposium (ETS)*, 2016, pp. 1–6.
- [4] Y. S. Yu, S. Panth, and S. K. Lim, “Electrical Coupling of Monolithic 3-D Inverters,” *IEEE Trans. Electron Devices*, pp. 1–4, 2016.
- [5] J. Hattori, K. Fukuda, T. Irisawa, H. Ota, and T. Maeda, “Interlayer coupling effect on the performance of monolithic three-dimensional inverters and its dependence on the interlayer dielectric thickness,” in *Japanese Journal of Applied Physics*, 2017.
- [6] F. Andrieu *et al.*, “Design technology co-optimization of 3D-monolithic standard cells and SRAM exploiting dynamic back-bias for ultra-low-voltage operation,” in *2017 IEEE International Electron Devices Meeting (IEDM)*, 2017, pp. 20.3.1-20.3.4.
- [7] N. Subramanian, G. Ghibaudo, and M. Mouis, “Parameter extraction of nano-scale MOSFETs using modified Y function method,” in *2010 Proceedings of the European Solid State Device Research Conference, ESSDERC 2010*, 2010.
- [8] H.-K. Lim and J. G. Fossum, “Threshold Voltage of Thin-Film Silicon-on-Insulator,” *IEEE Trans. Electron Devices*, vol. 30, no. 10, pp. 1244–1251, 1983.
- [9] N. Planes, S. Kohler, A. Cathelin, C. Charbuillet, P. Scheer, and F. Arnaud, “28FDSOI technology for low-voltage, analog and RF

- applications,” in *2016 13th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT)*, 2016, pp. 10–13.
- [10] C. G. Theodorou *et al.*, “Low-frequency noise behavior of n-channel UTBB FD-SOI MOSFETs,” in *2013 22nd International Conference on Noise and Fluctuations, ICNF 2013*, 2013.
- [11] C. Theodorou *et al.*, “Impact of front-back gate coupling on low frequency noise in 28 nm FDSOI MOSFETs,” in *ESSDERC 2012 - 42nd European Solid State Device Research Conference*, 2012, pp. 334–337.
- [12] E. G. Ioannidis, C. G. Theodorou, T. A. Karatsori, S. Haendler, C. A. Dimitriadis, and G. Ghibaudo, “Drain-Current Flicker Noise Modeling in nMOSFETs From a 14-nm FDSOI Technology,” *IEEE Trans. Electron Devices*, vol. 62, no. 5, pp. 1574–1579, 2015.
- [13] E. G. Ioannidis *et al.*, “Analytical low-frequency noise model in the linear region of lightly doped nanoscale double-gate metal-oxide-semiconductor field-effect transistors,” *J. Appl. Phys.*, vol. 108, no. 6, p. 064512, 2010.
- [14] S. Srinivasa, X. Li, M. F. Chang, J. Sampson, S. K. Gupta, and V. Narayanan, “Compact 3-D-SRAM Memory with Concurrent Row and Column Data Access Capability Using Sequential Monolithic 3-D Integration,” *IEEE Trans. Very Large Scale Integr. Syst.*, 2018.
- [15] J. Kong, Y. H. Gong, and S. W. Chung, “Architecting large-scale SRAM arrays with monolithic 3D integration,” in *Proceedings of the International Symposium on Low Power Electronics and Design*, 2017.
- [16] C. Liu and S. K. Lim, “Ultra-high density 3D SRAM cell designs for monolithic 3D integration,” in *2012 IEEE International Interconnect Technology Conference, IITC 2012*, 2012.
- [17] D. Bhattacharya and N. K. Jha, “Ultra-High Density Monolithic 3-D FinFET SRAM with Enhanced Read Stability,” *IEEE Trans. Circuits Syst. I Regul. Pap.*, 2016.
- [18] M. Brocard *et al.*, “High density SRAM bitcell architecture in 3D sequential CoolCube™ 14nm technology,” in *2016 SOI-3D-Subthreshold Microelectronics Technology Unified Conference, S3S 2016*, 2017.
- [19] S. Srinivasa *et al.*, “ROBIN: Monolithic-3D SRAM for Enhanced Robustness With In-MemoryComputation Support,” *IEEE Trans. Circuits Syst. I Regul. Pap.*, 2019.
- [20] P. Batude *et al.*, “3D CMOS integration: Introduction of dynamic coupling and application to compact and robust 4T SRAM,” in *Proceedings - 2008 IEEE International Conference on Integrated Circuit Design and Technology, ICICDT*, 2008.
- [21] M. L. Fan, V. P. H. Hu, Y. N. Chen, P. Su, and C. Te Chuang, “Stability and performance optimization of heterochannel monolithic 3-D SRAM cells considering interlayer coupling,” *IEEE Trans. Electron Devices*, 2014.
- [22] Z. Guo, A. Carlson, L. Pang, K. T. Duong, T. K. Liu and B. Nikolic, “Large-Scale SRAM Variability Characterization in 45 nm CMOS,” in *IEEE Journal of Solid-State Circuits*, vol. 44, no. 11, pp. 3174-3192, Nov. 2009.
- [23] Singh, J & Mohanty, Saraju & Pradhan, Dhiraj. (2012). Robust SRAM designs and analysis.