

Linearity and robustness evaluation of 150-nm $AlN/GaN\ HEMTs$

Mehdi Rzin, Matteo Meneghini, Fabiana Rampazzo, Veronica Gao Zhan, Carlo de Santi, Riad Kabouche, Malek Zegaoui, F Medjdoub, Gaudenzio Meneghesso, Enrico Zanoni

▶ To cite this version:

Mehdi Rzin, Matteo Meneghini, Fabiana Rampazzo, Veronica Gao Zhan, Carlo de Santi, et al.. Linearity and robustness evaluation of 150-nm AlN/GaN HEMTs. 30th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis, Sep 2019, Toulouse, France. hal-03048726

HAL Id: hal-03048726

https://hal.science/hal-03048726

Submitted on 9 Dec 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Linearity and robustness evaluation of 150-nm AlN/GaN HEMTs

M. Rzin^{a,*}, M. Meneghini^a, F. Rampazzo^a, V. Gao Zhan^a, C. De Santi^a, R. Kabouche^b, M. Zegaoui^b, F. Medjdoub^b, G. Meneghesso^a, E. Zanoni^a

^a Department of information engineering, University of Padova, via Gradenigo 6/B, 35131 Padova, *Italy* ^b IEMN - CNRS, Institute of Electronics, Microelectronics and Nanotechnology, UMR8520 Av. Poincaré, 59650 Villeneuve d'Ascq, *France*

Abstract

We report on linearity and robustness of AlN/GaN HEMTs with ultra-thin 4nm AlN barrier for millimeter wave range applications. Static and dynamic I-V characteristics feature high peak transconductance (g_{mpeak}) of 385 mS/mm, and the transconductance exhibits small changes with gate bias. Semi on-state step stress and 24 h stress tests have been carried out on representative AlN/GaN HEMTs on SiC substrate. No catastrophic failure was identified after semi on-state step stress at $V_{GS} = -1.5$ V up to $V_{DS} = 100$ V, whereas a g_{mpeak} drop of 26 % was observed in these conditions. Moreover, 24 h stress carried out at different bias voltage along a load line show good robustness of these devices up to $V_{DS} = 25$ V. In addition, an abrupt gate leakage current increase was identified to be field dependent, and associated with hot spots identified by electroluminescence measurements. Even in presence of a simple SiN passivation without air bridges or field plates, these devices exhibit high power added efficiency up to 40 GHz, thus demonstrating the great potential of AlN/GaN heterostructures.

1. Introduction

GaN based High Electron Mobility Transistors (HEMTs) hold tremendous interest for millimeter wave applications especially with the emergence of generation (5G) fifth communications technology, this is thanks to their high electron mobility and breakdown voltage [1]. For high power amplifiers (HPA) operating beyond 30 GHz, innovative device downscaling with ultra-short gate length (L_G < 200 nm) and ultra-thin barrier layer are needed whilst maintaining high power added efficiency (PAE) combined with high output power in millimeter wave range. Recently, AlN/GaN with sub-10nm AlN barrier layer demonstrated promising performance with PAE exceeding 40 % at 40 GHz [2]. AlN/GaN HEMTs with a maximum output current density of 2.3 A/mm and a peak extrinsic transconductance of 480 mS/mm [3] have also been reported.

The transconductance of GaN based HEMTs exhibits significant changes with the gate bias, and this is considered as a critical issue for the linearity performance of the device [4] [5] [6]. This limits large signal operation at high frequencies as well as power linearity, since the gain of a HEMT is critically dependent on the transconductance. The devices used in multichannel transmissions tend to produce intermodulation distortion, which leads to


the degradation of the system signal-to-noise ratio. The third-order intermodulation distortion (IM3) is considered as the most important parameter for the linearity performance of the devices. In order to reduce IM3, the transconductance needs to remain constant during a wide operating range of the gate bias [7].

In this paper, we evaluate for the first time the linearity and robustness of 150-nm AlN/GaN HEMTs on SiC substrate with C-doped GaN buffer and 4-nm AlN barrier. In addition to their outstanding RF performance in terms of high output power combined with high power added efficiency at 40 GHz, AlN/GaN HEMTs show good robustness after 24 hours stress test.

2. Samples details

The AlN/GaN heterostructures were grown by metal organic chemical vapor deposition (MOCVD) on 4 inch SiC substrates [8]. The HEMT structure consists of transition layers to GaN, a 1 µm-thick C-doped GaN buffer layer followed by an undoped GaN channel, a 4.0 nm ultrathin AlN barrier layer and a 10-nm-thick in situ Si₃N₄ cap layer. The in-situ SiN layer is used both as early passivation as well as to prevent strain relaxation. Ohmic contacts were formed directly on the top of the AlN barrier by etching the in-situ SiN cap layer. A Ti/Al/Ni/Au metal stack was used for ohmic contacts followed by

^{*} Corresponding author. mrzine@dei.unipd.it



 $Fig - 1. g_m \ versus \ V_{GS} \ characteristics \ of \ a \\ representative \ AlN/GaN \ HEMT$

a rapid thermal annealing at 875°C. T-shaped Ni/Au Schottky contacts with 150-nm footprint and a top gate length of 400 nm were defined by e-beam lithography. The in-situ SiN underneath the gate pattern was fully removed using a low-power SF6 plasma etching. Device isolation was achieved by nitrogen implantation. A 200-nm thick Ex-situ SiN film was deposited by Plasma-Enhanced Chemical Vapor Deposition (PECVD). Room-temperature Hall measurements showed high electron sheet concentrations of 1.8×10^{13} and 1.6×10^{13} cm⁻² with an electron mobility about $1100 \text{ cm}^2 \text{ V}^{-1} \text{s}^{-1}$.

1. DC and double pulse characterization

Fig - 1 shows transconductance (g_m) versus V_{GS} characteristics of a representative AlN/GaN HEMT. The extrinsic transconductance peaks at 385 mS/mm at $V_{DS} = 10 \text{ V}$ and $V_{GS} = -1.3 \text{ V}$. The presented devices are indeed still limited by the access resistances. Typical contact resistances are as high as 0.5 ohm.mm severely reducing the extrinsic transconductance. Intrinsic transconductance is in the range of 600 mS/mm for this device design. This high value results from the short gate-to-channel distance [9]. Interestingly, the transconductance of AlN/GaN HEMTs exhibits small changes with the gate bias for $V_{DS} > 4$ V, unlike for AlGaN/GaN HEMTs. This is owing to the ultra-thin AlN barrier with high Al content, and to the less negative threshold voltage [10][11]. Fig - 2 shows the double pulse g_m versus V_{GS} characteristics at $V_{DS} = 8 \text{ V}$ at quiescent bias (QB) conditions (0 V, 0 V), (-5 V, 0 V), (-5 V, 5 V) and (-5 V, 10 V) of a representative AlN/GaN HEMT. The pulse width was set to 1 µs with a duty cycle of 1 %. The current collapse rate corresponding to the gate-lag is 16.5 %. Moreover, the drain lag rate between (-5 V, 0 V) and (-5 V, 10 V) corresponds to 13.3 %.





Fig - 2. Double pulse g_m - V_{GS} characteristics at different QB conditions of a representative AlN/GaN HEMT.


A positive shift of threshold voltage, that is correlated with current collapse, is identified at QB (-5 V, 0 V) that increases by increasing drain source QB. Moreover, the transconductance versus V_{GS} remains high at positive V_{GS} under the different QB conditions

2. Semi on-state step stress

Before starting short or long term reliability tests at the bias targeted for the final application for these devices (in this case high power amplifiers (HPA) in class AB operation), it is mandatory to evaluate the limits and the safe operating area (SOA) of the process. DC step stress test is submitted at semi onstate $(V_{GS} > V_{TH})$ condition. For this bias point, the gate is biased at $V_{GStress} = -1.5 \text{ V}$ and the drain voltage is increased from 0 V to device failure by a step of 5 V during 2 min each step [12]. In this case, the drain voltage compliance was limited to 100 V. During the step stress test, drain and gate currents are monitored, electroluminescence is used after each step in on-state (peak of EL bell versus V_{GS}) and offstate conditions, to check the distribution of the electroluminescence emission on the gate fingers during stress, if there are hot spots induced by the stress showing the creation of leakage paths or for the onset of the device failure. Fig - 3 shows g_m - V_{GS} characteristics, at $V_{\rm DS} = 0.1$ and 10 V, after each step of semi on-state step stress at $V_{GStress} = -1.5 \text{ V}$. As illustrated in Fig - 4, the transconductance peak as well as the threshold voltage remain constant until V_{DStress} = 25 V. Moreover, g_{mpeak} decreases almost linearly for $V_{DStress} > 25$ V to drop by 26% at $V_{DStress}$ = 100 V. Furthermore, the threshold voltage shifts positively for $V_{DStress} > 25 \text{ V}$ to shift by 46 mV at $V_{DStress} = 100 \text{ V}$. Moreover, an abrupt decrease of forward and reverse gate voltage, in addition to an



 $Fig - 3.\,g_{m}\text{-}V_{GS} \ characteristics \ after each \ of semi \ on-state \ step \ stress \ at \ V_{GStress} = -1.5 \ V$



 $Fig - 4. \ G_{mpeak} \ and \ V_{TH} \ at \ V_{DS} = 10 \ V \ variation \ during$ semi on-state step stress at $V_{GStress} =$ -1.5 V of $AIN/GaN \ HEMT$





Fig - $5.I_G$ – V_G characteristics after each step of semi on-state step stress at $V_{GStress}$ = -1.5 V of AlN/GaN HEMT



 $Fig - 6.\,R_{ON} \ variation \ during \ semi \ on\text{-state step stress} \\ at \ V_{GStress} = -1.5 \ V \ of \ AlN/GaN \ HEMT$

increase of gate leakage current are identified at $V_{DS} > 25$ V as shown in Fig - 5.

The on-state resistance (R_{ON}) shows no degradation up to $V_{DS}=25~V,$ whereas it linearly increases for $V_{DS}>25~V$ to degrade by about 74% at $V_{DS}=100~V,$ as shown in Fig - 6. By considering the different parameters variation with semi on-state step stress, it is suggested that the non-reversible degradation occurs at the critical voltage $V_{DS}=25~V,$ due to degradation in the access regions (R_{ON}) variation) and below the gate contact (V_{TH}) variation) to be related to degradation of Schottky/AlN and SiN/AlN interfaces that field driven.

3. DC 24h robustness stress

This part focuses on the robustness of AlN/GaN HEMTs, by using 24 hours DC stress test, to assess the root cause for degradation mechanisms under stress limiting the electrical performance on-state considering semi condition $V_{DStress} \le 25 \text{ V}$. In this part, we discuss the robustness of AlN/GaN HEMTs at the bias conditions: (VGStress, $V_{DStress}$) = (-1.2 V, 10 V), (-1.5 V, 15 V). (-2 V, 20 V) and (-2.5 V, 25 V). Different electrical parameters are recorded after interrupting the stress at 1h, 2h, 4h, 8h, 16h and 24h. Fig - 7 illustrates I_D-V_{DS} characteristics of a representative AlN/GaN HEMT with V_{GS} from -3 V to 0 V with a pronounced kink effect. Circular dots are I_D-V_{DS} bias-points adopted for 24-hours tests. The bias conditions at $V_{DS} = 20 \ V$ with $I_D = 150 \ mA/mm$ and $V_{DS} = 25 \ V$ with $I_D = 100$ mA/mm were chosen according to the bias targeted for the final application for these devices (i.e. high power amplifiers in AB class operation).

1.1.
$$(V_{GStress}; V_{DStress}) = (-1.2 \text{ V}, 10 \text{ V})$$

Fig - 8 shows the variation of gate current during




Fig - 7. In vs Vds output characteristics of representative AlN/GaN HEMT, with Vds from - 3 V to +1 V in 0.5 V steps. Circular dots are In-Vds bias-points adopted for 24-hours tests

24h stress test at different steps: 1h, 2h, 4h, 8h, 16h and 24h, carried out at ($V_{GStress}$, $V_{DStress}$) = (-1.2 V, 10 V).

Although the gate current is slightly noisy during the stress, it remains stable at a steady level around 1 $\mu A/mm$. Moreover, electroluminescence (EL) emission intensity is uniformly distributed along the gate fingers during the stress, highlighting the good distribution of carriers in the channel, as shown in Fig - 9. Moreover, no hot spots are identified during stress. The microscopy image of the stressed device after 24h stress shows no damage in the device structure.

Fig - 10 shows g_{mpeak} at $V_{DS} = 10$ V monitored during the different steps of the 24h stress at ($V_{GStress}$, $V_{DStress}$) = (-1.2 V, 10 V) compared to their initial values before stress.




Fig - 8. Variation of gate current during 24h stepstress experiment carried out at (V_{GStress}, V_{DStress}) = (-1.2 V, 10 V) with the electrical parameters monitored at 1h, 2h, 4h, 8h, 16h and 24h of AlN/GaN HEMT





Fig - 9. Electroluminescence emission microscopy images during 24h stress test at two steps: 1h and 24h at $(V_{GStress}, V_{DStress}) = (-1.2 \text{ V}, 10 \text{ V})$ of AlN/GaN HEMT.



 $\begin{aligned} \text{Fig - 10.} \quad & g_{\text{mpeak}} \text{ at } V_{DS} = 10 \text{ V monitoring during 24h} \\ & \text{stress carried out at } (V_{GStress} \text{ , } V_{DStress}) = (\text{-}1.2 \text{ V,} \\ & 10 \text{ V) of AlN/GaN HEMT} \end{aligned}$

The g_{mpeak} values after the different steps of the 24h stress are superimposed with their initial values before stress. Thus, no abrupt leakage currents increase or device degradation are identified after 24h stress at $(V_{GStress}, V_{DStress}) = (-1.2 \ V, \ 10 \ V)$.




Fig - 11. Variation of gate current during 24h stepstress experiment carried out at (V_{GStress}, V_{DStress}) = (-1.5 V, 15 V) with the electrical parameters monitored at 1h, 2h, 4h, 8h, 16h and 24h of AlN/GaN HEMT





Fig - 12. Electroluminescence emission microscopy images during 24h stress test at two steps: 1h and 24h at (V_{GStress}, V_{DStress}) = (-1.5 V, 15 V) of AlN/GaN HEMT.



 $Fig - 13. \quad g_{mpeak} \ at \ V_{DS} = 10 \ V \ monitoring \ during \ 24h \\ stress \ carried \ out \ at \ (V_{GStress} \ , V_{DStress}) = (-1.5 \ V, \\ 15 \ V) \ of \ AlN/GaN \ HEMT$

1.2. $(V_{GStress}; V_{DStress}) = (-1.5 V, 15 V)$

Fig - 11 shows the variation of gate current during 24h stress test at different steps: 1h, 2h, 4h, 8h, 16h and 24h, carried out at $(V_{GStress}, V_{DStress}) = (-1.5 \text{ V}, 15 \text{ V})$ of AlN/GaN HEMT.

The gate current, during the stress, becomes more noisy starting from 10h stress, however it remains stable with no apparent abrupt increase with $|I_G| \leq 1~\mu A/mm.$

EL intensity after 1h and 24h stress at ($V_{GStress}$, $V_{DStress}$) = (-1.5 V, 15 V) is higher on the edge of gate fingers, as shown in Fig - 12. Furthermore, g_{mpeak} values after the different steps of the 24h stress are lower by less than 5 % with their initial values before stress as illustrated in Fig - 13.

Thus, no abrupt leakage currents increase or device degradation are identified after 24h stress at $(V_{GStress}, V_{DStress}) = (-1.5 \text{ V}, 15 \text{ V}).$

1.3. $(V_{GStress}; V_{DStress}) = (-2 V, 20 V)$

Fig - 14 shows gate current variation during 24h stress test at different steps: 1h, 2h, 4h, 8h, 16h and 24h, at ($V_{GStress}$, $V_{DStress}$) = (-2 V, 20 V).

The gate current, during the stress, becomes more noisy starting from 12h stress, with an abrupt increase from 4 μ A/mm to 100 μ A/mm. This result suggests that the gate current degradation, during the stress, is field driven. EL intensity is uniform along both gate fingers with some regions where EL intensity is higher after 1h stress, as shown in Fig - 15, with EL intensity increasing after 24h stress.




Fig - 14. Variation of gate current during 24h stepstress experiment carried out at (V_{GStress}, V_{DStress}) = (-2 V, 20 V) with the electrical parameters monitored at 1h, 2h, 4h, 8h, 16h and 24h of AlN/GaN HEMT





Fig - 15. Electroluminescence emission microscopy images during 24h stress test at two steps: 1h and 24h at (V_{GStress}, V_{DStress}) = (-2 V, 20 V) of AlN/GaN HEMT.



 $\begin{aligned} \text{Fig - 16.} \quad & g_{\text{mpeak}} \text{ at } V_{DS} = 10 \text{ V monitoring during 24h} \\ & \text{stress carried out at } (V_{GStress}), V_{DStress}) = (\text{-2 V}, 20 \\ & \text{V) of AlN/GaN HEMT} \end{aligned}$

Moreover, g_{mpeak} values monitored after the different steps of the 24h stress are superimposed with their initial values before stress as illustrated in Fig - 16.

1.4.
$$(V_{GStress}; V_{DStress}) = (-2.5 V, 25 V)$$

Fig - 17 shows the variation of gate current during 24h stress test at different steps: 1h, 2h, 4h, 8h, 16h and 24h, carried out at $(V_{GStress}, V_{DStress}) = (-2.5 \text{ V}, 25 \text{ V})$ of AlN/GaN HEMT.




Fig - 17. Variation of gate current during 24h stepstress experiment carried out at (V_{GStress}, V_{DStress}) = (-2.5 V, 20 V) with the electrical parameters monitored at 1h, 2h, 4h, 8h, 16h and 24h of AlN/GaN HEMT




Fig - 18. Electroluminescence emission microscopy images during 24h stress test at two steps: 1h and 24h at (V_{GStress}, V_{DStress}) = (-2.5 V, 25 V) of AlN/GaN HEMT.




Fig - 19. g_{mpeak} at $V_{DS} = 10$ V monitoring during 24h stress carried out at $(V_{GStress}, V_{DStress}) = (-2.5 \text{ V}, 25 \text{ V})$ of AlN/GaN HEMT

The gate current at the early hour of stress is at higher value of $100~\mu\text{A/mm}$, that keeps increasing during the first 12 hours of stress and stabilizes at about 3 mA/mm at the last 12 hours of the stress.

The gate current increase during 24h stress is field dependent and associated with EL hot spots along the gate fingers as shown in Fig - 18.

The monitoring of g_{mpeak} during 24h stress shows a constant decrease of about 10 % during all the stress, as shown in Fig - 19. The uniform degradation of g_{mpeak} is not correlated with gate current increase during stress. The latest is related more likely to Schottky contact degradation and not to the AlN/GaN heterostructure.

4. Discussion and conclusions

In this work, we have demonstrated the potential of AlN/GaN HEMTs in terms of linearity and robustness under high electric field up to 25 V. The high performance and reliability are attributed to the high epilayer and processing quality as well as the use of the in-situ SiN passivation enabling in particular an enhancement of the surface robustness.

The degradation of gate current during stress is field dependent related more likely to degradation of Schottky contact or gate/barrier interface.

In spite of adopting only SiN passivation without air bridges or field plates, these devices exhibit state-of-the-art power-added-efficiency of about 50% at 40 GHz, that has been achieved for an output power density in excess of 3 W/mm using gate width of $2x50~\mu m$ demonstrating the potential of AlN/GaN heterostructure for millimetre wave applications.

5. Acknowledgements

The authors would like to thank the European Defense Agency (EDA) for the support to this work in the context of the project entitled "European Gallium Nitride Industry supply Chain (EUGaNIC)" funded by Germany, France, Italy and Sweden and coordinated by UMS GmbH in the frame of the Project no B-1447-IAP1-GP of the European Defense Agency.

6. References

- [1] K. Yuk, G.R. Branner, C. Cui, "Future Directions for GaN in 5G and Satellite Communications" IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS), vol. 803 (2017)
- [2] "High PAE high reliability AlN/GaN double heterostructure" Solid-State Electronics 113 (2015) 49-53
- [3] "AIN/GaN Insulated-Gate HEMTs with 2.3 A/mm output current and 480 mS/mm transconductance" IEEE Electron Device Letters, Vol. 29, No. 7, July 2008.

- [4] J. Vidkjær, S.A. Shevchenko, J. Würfl, M. J. Uren K. Hirche, R. Jost "Linearity Assessment of GaN Technology"
- [5] "Influence of the Dynamic Access Resistance in the gm and fT Linearity of AlGaN/GaN HEMTs" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 52, NO. 10, OCTOBER 2005
- [6] "Improving the Linearity of GaN HEMTs by Optimizing Epitaxial Structure" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 56, NO. 3, MARCH 2009
- [7] "A δ-Doped InGaP/InGaAs pHEMT With Different Doping Profiles for Device-Linearity Improvement" IEEE TRANSACTIONS ON ELECTRON DEVICES, VOL. 54, NO. 7, JULY 2007
- [8] "Comparison of C-Doped AlN/GaN HEMTs and AlN/GaN/AlGaN Double Heterostructure for mmW Applications" Proc. of EUMiC 2018
- [9] "High-Performance Low-Leakage-Current AlN/GaN HEMTs Grown on Silicon Substrate" IEEE ELECTRON DEVICE LETTERS, VOL. 32, NO. 7, JULY 2011
- [10] "Low interface state density AIN/GaN MISFETs" Electron.Lett. https://doi.org/10.1049/el:19991407 35, 2145 (1999).
- [11] "High-mobility window for two-dimensional electron gases at ultrathin AlN/GaN heterojunctions" APPLIED PHYSICS LETTERS 90, 182112 (2007)
- [12] "Reliability of GaN High-Electron-Mobility Transistors: State of the Art and Perspectives" IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, VOL. 8, NO. 2, JUNE 2008