

Giant step bunching occurrence during graphene growth on 4H SiC(0001)

Haitham Hrich, Matthieu Paillet, Tianlin Wang, Jean-Manuel Decams, Sylvie

Contreras, Perine Landois


► To cite this version:

Haitham Hrich, Matthieu Paillet, Tianlin Wang, Jean-Manuel Decams, Sylvie Contreras, et al.. Giant step bunching occurrence during graphene growth on 4H SiC(0001). Graphene 2020 on line, Oct 2020, On line, France. hal-03039790

HAL Id: hal-03039790 https://hal.science/hal-03039790


Submitted on 4 Dec 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.





GRAPHENE AND 2DM VIRTUAL CONFERENCE & EXPO



Motivations The main obstacle to the use of graphene on the industrial scale is the growth of a large and homogenous monolayer graphene. Concerning this issue, it is worth noting that our group has recently developed a reproducible and controlled growth process of a monolayer graphene on SiC(0001) by sublimation at low Ar pressure. i.e. 10 mbar [1]. Still, the control of the electronic properties of the obtained graphene by this process is very challenging. E.g. the mobility on our graphene on 4H-SiC(0001) is around 2000 cm²v-¹s⁻¹ at RT which is in the range of the measured mobilities on similar substrates [2]. Yet, it is still very low when compared with the mobilities reported for suspended graphene [3]. It is well accepted that the electronic properties of graphene on SiC are highly sensitive to the substrate underneath. It was reported that the mobility of graphene on SiC(0001) increases with increasing SiC steps width, and its resistance increases with increasing SiC steps height [4;5]. This means that the electronic properties of graphene on SiC(0001) can be tuned by controlling the height and width of the terraces that results from the surface reconstruction of SiC before the growth .i.e. Step bunching phenomenon.

State of the art : Step bunching on SiC(0001)

Our sublimation process to grow graphene

Movement of the surface atoms at high temperature and the formation of high steps and wide terraces

H. Matsunami et al, Materials Science and Engineering: R: Reports. 1997, 20, 25–166

How to control step bunching on SiC(0001) ?

Temperature ramp

• Miscut angle (θ)

 \bullet H₂ etching

- Remove polishing

G.R. Yazdi et al, Carbon. 2013,


damages


57, 477–484

790 sccm Ar + 10 sccm H2

800 sccm Ar

1 °C/s 0.66 °C/s





2000

1800

Steps width increases with lowering the temperature ramp Bao et al, Appl. Phys. Lett. 2016,

H₂ etching

Evidence of H₂ effect by MO (DIC)

109, 081602

The width of terraces is sensitive to SiC miscut angle even if "small" $(\theta < 0.1^{\circ})$ Dimitrakopoulos et al, Appl. Phys. Lett. 2011, 98, 22105

- Delay the buffer layer graphene formation Kruskopf et al, Thin solid films. 2018, 659, 7-15


HTA-100 characteristics (prototype)

Gas lines: Ar, N₂, CH₄, C₂H₄, C₃H₈, H₂ Stainless steel water-cooled chamber Up to 2000°C Ramp rate up to 10 °C/s Vacuum range: Atmosphere to 10⁻⁶ Torr Sublimation or CVD

https://www.annealsys.com/products/rtp-and-rtcvd/zenith-150.html

• Growth process: 10 mbar, 1750°C


Wafer 1



Wafer miscut Angle



A_{G-graphene}/A_{G-HOPG}




532 nm

P. Landois et al , Phys. Chem. Chem. Phys., 2017, 19, 15833--15841 N. Camara, Phys. Rev. B, 2009, 80, 125410

Wafer 2

Miscut uncertainty $\sim 0.5^{\circ}$ Tankeblue, China



Results

532 nm

Raman shift cm⁻¹

Graphene formation delayed



T° ramp (°C/s)

Larger terraces at low T ramp confirming our previous results

Tianlin wang, thesis, University of Montpellier, 2018

Acknowledgments

This project is supported by the region of Occitanie and Annealsys.



Special thanks to L2C-team SCBD for the RAC software that allows the treatment of Raman spectra/map.

Special thanks to L2C-Team PV2D for their help with the AFM characterizations.



Conclusions and perspectives We have identified in the state of art the parameters allowing the control of step bunching on SiC(0001). We have started testing some of those parameters (temperature ramp, H_2 etching...) and regular steps with a width up to 15 µm have been obtained. As far as we know, our steps are by far larger than those reported in the literature i.e. 100 of nanometers to some µm. The main challenge now would be to cover the large steps by monolayer graphene. Once a reproducible and well controlled process is identified, we will measure the electronic properties of the obtained graphene. At the same time we are exploring some alternative ways to enhance the electronic properties of our graphene such as Jimiting the buffer layer effect and optimizing the growth on the C face of SiC.

CONTACT PERSON

ABORATOIR CHARLES COULOMB

haitham.hrich@umontpellier.fr perine.landois@umontpellier.fr

REFERENCES

[1] P. Landois et al Phys. Chem. Chem. Phys. 2017, 19, 15833–15841. [2] E. Arslan et al Electron. Mater. Lett. 2014, 10, 387 [3] H. Chang et al Adv. Funct. Mater. 2013, 23, 1984–1997 [4] Dimitrakopoulos et al Appl. Phys. Lett. 2011, 98, 222105 [5] F.M. Ross et al Nature Mater. 2012,11 114–119