



**HAL**  
open science

## Displacement Talbot Lithography for nano-engineering of III-nitride materials

Pierre-Marie Coulon, Benjamin Damilano, Blandine Alloing, Pierre Chausse, Sebastian Walde, Johannes Enslin, Robert Armstrong, Stephane Vezian, Sylvia Hagedorn, Tim Wernicke, et al.

► **To cite this version:**

Pierre-Marie Coulon, Benjamin Damilano, Blandine Alloing, Pierre Chausse, Sebastian Walde, et al.. Displacement Talbot Lithography for nano-engineering of III-nitride materials. *Microsystems & Nanoengineering*, 2019, 5 (1), 10.1038/s41378-019-0101-2 . hal-03024884

**HAL Id: hal-03024884**

**<https://hal.science/hal-03024884>**

Submitted on 26 Nov 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# 1 Displacement Talbot Lithography for nano-engineering of 2 III-nitride materials

3 Pierre-Marie Coulon<sup>1</sup>, Benjamin Damilano<sup>2</sup>, Blandine Alloing<sup>2</sup>, Pierre Chausse<sup>1</sup>, Sebastian  
4 Walde<sup>3</sup>, Johannes Enslin<sup>4</sup>, Robert Armstrong<sup>1</sup>, Stephane Vézian<sup>2</sup>, Sylvia Hagedorn<sup>3</sup>, Tim  
5 Wernicke<sup>4</sup>, Jean Massies<sup>2</sup>, Jesus Zúñiga-Pérez<sup>2</sup>, Markus Weyers<sup>3</sup>, Michael Kneissl<sup>3,4</sup>, Philip  
6 A. Shields<sup>1</sup>

## 7 Abstract

8 Nano-engineering III-Nitride semiconductors offers a route to further control the material  
9 and optoelectronic properties, enabling novel functionalities and applications. Although  
10 various lithography techniques are employed to nano-engineer these materials, the scalability  
11 and cost of the fabrication process can be an obstacle for manufacturing. In this paper, we  
12 report on the use of a fast, robust and flexible emerging patterning technique called  
13 Displacement Talbot lithography (DTL), to successfully nano-engineer III-Nitride materials.  
14 DTL, along with its combination with a lateral planar displacement (D<sup>2</sup>TL), allow the  
15 fabrication of numerous periodic nano-patterns with a broad range of filling factors such as  
16 nanoholes, nanodots, nanorings and nanolines; all these features being achievable from one  
17 single mask. These nano-patterns have been used to create dielectric and metal masks in order  
18 to accomplish the following: the selective area growth of InGaN/GaN core-shell nanorods, the  
19 top-down plasma etching of III-nitride nanostructures, the top-down sublimation of GaN  
20 nanostructures, the hybrid top-down/bottom-up growth of AlN nanorods and GaN nanotubes,  
21 and the fabrication of nano-patterned sapphire substrates for AlN growth. Compared to their  
22 planar counterparts, these 3D nanostructures enable the reduction or filtering of defects and/or  
23 the enhancement of the light extraction, therefore improving the efficiency of the final device.  
24 These results, reproducible and achieved on a wafer scale via DTL, could potentially unlock  
25 the manufacturing of nano-engineered III-Nitride materials.

---

Correspondence: Pierre-Marie Coulon (P.Coulon@bath.ac.uk)

<sup>1</sup> Dept. Electrical & Electronic Engineering, University of Bath, Bath, BA2 7AY, UK

<sup>2</sup> Université Côte d'Azur, CNRS, CRHEA, rue B. Gregory, 06560 Valbonne, France

<sup>3</sup> Ferdinand-Braun-Institut, Leibniz-Institut für Höchstfrequenztechnik, Gustav-Kirchhoff-Str. 4, 12489 Berlin, Germany

<sup>4</sup> Technische Universität Berlin, Institute of Solid State Physics, 10623 Berlin, Germany

## 26 Introduction

27 III-Nitride semiconductors have a vital place in today's optoelectronic and electronic  
28 devices.<sup>1</sup> In particular, III-Nitride-based light emitting diodes (LEDs) and laser diodes (LDs)  
29 have allowed efficiency breakthroughs in general illumination,<sup>2,3</sup> which was acknowledge by  
30 the Nobel Prize for physics in 2014 to the pioneer researchers Isamu Akasaki, Hiroshi Amano,  
31 and Shuji Nakamura "for the invention of efficient blue light-emitting diodes, which have  
32 enabled bright and energy-saving white light sources".<sup>4,5</sup>

33 One key parameter to establish the performance of a LED is the external quantum  
34 efficiency (EQE), which represents the ratio of the number of charge carriers injected into  
35 the device to the number of photons emitted by the LED. The EQE is often described as the  
36 product of the internal quantum efficiency (IQE) and light extraction efficiency (LEE). In  
37 III-Nitride materials, where layers are grown on a foreign substrate such as sapphire and  
38 silicon, owing to the limited availability and large cost of native substrates, the relatively  
39 high densities of defects generated during growth can dramatically impact the IQE. On the  
40 other side, the relatively large refractive index of III-Nitride materials seriously limits the  
41 amount of light that can be extracted from the LED as most of the photons will be trapped  
42 within the structure by total internal reflection. Nano-structuring these materials not only  
43 offers a route to improve the crystal quality and increase the light extraction but also  
44 facilitate the further control of the material and optoelectronic properties, enabling novel  
45 functionalities and applications.<sup>6,7,8,9</sup>

46 Compared to conventional 2D planar layers, 3D nanostructuring can, for example, reduce  
47 the dislocation density,<sup>10,11</sup> relieve the strain,<sup>12</sup> and improve the light extraction<sup>6,8,9</sup>.  
48 Nanostructuring can be implemented at various stages of the fabrication process of an LED  
49 device: at early stages prior to the growth of III-Nitride layers, after the growth of an LED  
50 structure, or even in between.

51 Patterning of substrates or III-Nitride buffer layers has been widely used in the early  
52 stages of the growth to reduce the formation of extended defects or block their propagation.  
53 Stripe micro-patterned sapphire and silicon substrates, with or without a dielectric mask,  
54 have been successfully exploited to achieve high-quality polar, semi-polar and non-polar  
55 layers with a process that is often referred to as 'selective area growth' (SAG) or 'epitaxial  
56 lateral overgrowth' (ELO) or a combination of both.<sup>13,14</sup> The geometrical shape of the  
57 pattern can also enhance light extraction by scattering or redirecting the light at the  
58 roughened substrate/III-nitride interface.<sup>15</sup> Finally, sub-micron-scale nano-patterned

59 sapphire substrates (nano-PSS) can enhance crystal quality and light extraction,<sup>16</sup> whilst  
60 simultaneously reducing the buffer layer thickness with the benefit of further lowering  
61 production costs.<sup>17</sup>

62 Further improvement to enhance light extraction can be accomplished once the LED  
63 structure has been grown, either by texturing the surface of a LED,<sup>18,19</sup> shaping the LED chip,<sup>20</sup>  
64 or encapsulating the LED chip.<sup>21</sup> Surface texturing helps to break up the guided modes  
65 confined within the LED structure by creating a surface that randomizes the propagation of  
66 light and increases the chance of photons escaping. Although surface roughening, either on the  
67 p-GaN top surface,<sup>18</sup> or at the n-side-up GaN surface,<sup>19</sup> has been successfully applied to  
68 increase light extraction, it provides poor control over the direction of the emitted light,  
69 resulting in Lambertian radiation patterns. Instead, the use of a periodic pattern provides a route  
70 to control the directionality.<sup>22</sup> In particular, photonic crystals, at the surface or embedded within  
71 the LEDs can increase the extraction efficiency, improve the directionality and enhance the  
72 IQE thanks to the Purcell effect.<sup>23,24</sup> The LED performance and directionality depends on the  
73 type, depth, filling factor and pitch of the photonic crystal along with the thickness of the  
74 epitaxial layers.<sup>25</sup>

75 III-Nitride nanorod LEDs are an alternative to reducing the dislocation density and improve  
76 light extraction in 2D layers.<sup>7,8,9</sup> III-Nitrides nanostructures can be fabricated via either a top-  
77 down or bottom-up approach.<sup>7</sup> While the top-down approach typically involves nanopatterning  
78 and subsequent etching,<sup>11,26</sup> the bottom-up growth of nanostructures doesn't necessarily require  
79 a post-patterning process.<sup>7,27</sup> However, to control their position, height and size uniformity, but  
80 also to reach fairly homogenous optical properties, much efforts have been focusing on the  
81 SAG on patterned substrates or templates.<sup>7,28,29</sup>

82 Therefore, whatever the approach employed to nano-engineer III-Nitride materials, it  
83 generally requires a lithography nanopatterning technique; a key point being the capability to  
84 create large scale nanopattern to reduce the fabrication cost. Displacement Talbot Lithography  
85 (DTL) is a fast and robust emerging patterning technique that can pattern rough and bowed  
86 wafers with features down to 100 nm on large areas, e.g. 4-inch wafers.<sup>30</sup> As a nanolithography  
87 process, it is much cheaper than electron beam lithography (EBL), and competes with  
88 nanoimprint lithography (NIL) and laser interference lithography (IL) as a wafer-scale process.  
89 However, it has advantages over both these latter processes, such as a low sensitivity to surface  
90 defects of substrate, no lifetime of master, a high system stability etc., which is particularly  
91 interesting for the manufacturing of nano-engineered semiconductors, including III-Nitrides  
92 materials. Our recent reports also demonstrate the high flexibility of this technique, especially


93 when DTL exposures are combined with lateral displacements.<sup>31</sup> However, the few reports  
94 on DTL mainly focus on the resist patterning rather than its practical use to nano-engineer  
95 materials.<sup>30,32,33</sup>

96 In this paper, we report on the use of DTL to successfully nano-engineer III-Nitride  
97 materials. After introducing the overall fabrication process, the DTL and extended D<sup>2</sup>TL  
98 nano-patterning capabilities will be presented with the fabrication of nanoholes, nanodots,  
99 nanorings and nanolines in positive and/or negative resist. The resist patterns are transferred  
100 into dielectric or metal masks by etching or lift-off for use as a mask for bottom-up growth,  
101 top-down etching or a combination of both. Examples of such nano-engineering applied to  
102 III-nitride materials will be given, such as: the bottom-up selective area growth of  
103 InGaN/GaN nanorods, the top down etching of various III-nitride materials such as GaN,  
104 AlN and AlGaN based nanoholes, GaN nanolines, GaN and AlN nanorod, axial InGaN/GaN  
105 nanotubes, the sublimation of GaN high aspect ratio nanoholes and nanorods, hybrid top-  
106 down/bottom-up AlN nanorod and GaN nanotubes. The fabrication of nano-patterned  
107 sapphire substrates and successful overgrowth and coalescence of an AlN layer will also be  
108 presented. Compared to the planar approach, these 3D nanostructures enable the reduction  
109 of defects and/or the enhancement of light extraction, therefore improving the efficiency of  
110 the final device.

## 111 **Results and Discussion**

112 III-nitrides are robust materials that can be difficult to plasma etch. For example, III-  
113 nitrides etch at much slower rates than conventional III-V compound semiconductors.<sup>34</sup>  
114 They generally require a chlorine-based plasma and in some case high temperatures.<sup>34,35</sup>  
115 Therefore photoresists are unsuitable, especially when thinner resists are required to  
116 improve the resolution; a necessary requirement for nano-engineering. Instead, the use of a  
117 hard mask, either dielectric or metallic is preferred; in particular, a metal mask will be  
118 essential when deep etching or high-aspect-ratio nanostructures are desired.<sup>35,36</sup> Moreover,  
119 the selective area growth of III-nitride nanostructures requires inert and robust material such  
120 as SiN<sub>x</sub> and SiO<sub>x</sub>.<sup>7,9,10,28</sup> The nanostructured dielectric layer enables diffusion and  
121 preferential deposition of species on the III-nitride window. Therefore, depending on the  
122 approach: top-down or bottom-up; the fabrication of both dielectric and metal masks are  
123 required to successfully nano-engineer III-nitrides. Figure 1 shows schematic outlining the


124 processing steps for these two mask types.–More specific details of each fabrication step can  
 125 be found in the Methods section.



126  
 127 **Fig. 1 Schematic of the III-Nitride nano-engineering process via DTL.** **a** Coating of III-Nitride  
 128 wafer or substrate and DTL exposure of the resist. **b, c, d** For a bottom anti-reflective coating (BARC)  
 129 layer hard-baked at 200°C, the DTL pattern is first developed, then transferred via dry etching into the  
 130 BARC and dielectric layer and cleaned. **e, f, g** For a BARC layer soft-baked at 150°C, the DTL pattern  
 131 is developed and used to create an undercut profile prior to metal evaporation and lift-off. **h** Dielectric  
 132 mask for bottom-up growth. **i** Dielectric and metal mask for top-down etching. **j** Combination of top-  
 133 down etching and bottom-up growth.

134 **Displacement Talbot Lithography**

135 The Talbot effect, or self-imaging, is the effect of creating a periodic three-dimensional  
 136 interference pattern when a periodic mask is illuminated by a coherent light.<sup>37</sup> The  
 137 interference pattern reproduces itself when  $z$  is a multiple of the ‘Talbot length’. By  
 138 displacing the wafer along the  $z$  axis of illumination over integer spatial periods, the low  
 139 depth of field of conventional Talbot lithography is overcome.<sup>30</sup> Fig. 2a-d displays the  
 140 experimental pattern achieved for various doses in positive resist for a 1- $\mu\text{m}$ -pitch mask  
 141 with a hexagonal arrangement of 550 nm diameter holes (Fig. 2f). The nanohole openings  
 142 increase in diameter from  $\sim 225$  to  $\sim 425$  nm with an increase in the exposure dose from 160  
 143 to 300  $\text{mJ}/\text{cm}^2$ . For doses greater than 300  $\text{mJ}/\text{cm}^2$ , a secondary pattern of holes appears  
 144 (Fig. 2c) and merge to create a nanoring pattern having an inner diameter of  $\sim 520$  nm and  
 145 a wall width of  $\sim 150$  nm (Fig. 2d). Alternatively, using a negative resist gives arrays of  
 146 nanodots (Fig. 2e).



147

148 **Fig. 2 DTL and D<sup>2</sup>TL nano-patterns created from a 1  $\mu\text{m}$  pitch 550 nm opening mask.** Developed  
149 positive photoresist after classical DTL at **a** 160 mJ/cm<sup>2</sup>. **b** 300 mJ/cm<sup>2</sup>. **c** 480 mJ/cm<sup>2</sup> and **d** 650  
150 mJ/cm<sup>2</sup>. Developed negative photoresist after classical DTL at **e** 260 mJ/cm<sup>2</sup>. **f** 1  $\mu\text{m}$  pitch 550 nm  
151 opening amplitude mask used to produce all the patterns presented in Fig. 2. Developed positive  
152 photoresist after D<sup>2</sup>TL for **g** three exposures, at  $x=0, y=0, x=500\text{nm}, y=289\text{nm}$  and  $x=500\text{nm},$   
153  $y=289\text{nm}$ . **h** 3.4  $\mu\text{m}$  continuous linear displacement. **i** triangular displacement **j** 250 nm radius circular  
154 displacement. **k** 500 nm radius circular displacement. **l** 750 nm radius circular displacement.

155 Introducing lateral displacements either during a single DTL exposure or between multiple  
156 exposures further extends the range of patterns achievable by a single mask. We call this  
157 extension ‘Double Displacement Talbot lithography’ (D<sup>2</sup>TL).<sup>31</sup> Fig. 2g-l show examples of  
158 additional pattern in positive resist from the same mask. A reduction of the pitch from 1  $\mu\text{m}$  to  
159  $\sim 577$  nm is obtained with multiple exposures. In Fig. 2g the red dots represent the first exposure  
160 and the blue and green dots correspond to a second and third exposure. Continuous  
161 displacements during a single exposure can form nanogratings (via displacement along the  $x$ -  
162 or  $y$ -axis (Fig. 2h)), triangular features (via a triangular displacement (Fig. 2i)), or a wider range  
163 of circular features than can’t be obtained through simple DTL (via circular displacements of  
164 different radii (Fig. 2j-l)). The D<sup>2</sup>TL patterns presented in Fig. 2g-i represent a small sample  
165 of the D<sup>2</sup>TL capabilities, since the technique can also generate periodic arrays of complex  
166 features. Further details of D<sup>2</sup>TL can be found in our recent report.<sup>31</sup>


167 Therefore, for one mask configuration, a broad variety of features and configurations has  
168 been created via DTL and D<sup>2</sup>TL. Achieving the various patterns presented in Fig. 2 by NIL  
169 would requires up to 11 masters. This highlights the flexibility of the technique to pattern large  
170 areas with a much lower fabrication cost than that normally associated with nano-patterning.

## 171 **Dielectric and metal mask for selective area growth and etching**

172 Dielectric and metal masks can be produced from any of the previous nano-patterns  
173 presented in Fig. 2 or other configurations of the mask. Fig. 3a-d present various hexagonal  
174 array of periodic nanostructures transferred in a dielectric layer via inductively coupled plasma  
175 (ICP) etching. Array of nanoholes (Fig. 3a and b), nanorings (Fig. 3c) and nanodots (Fig. 3d)  
176 are successfully created on any dielectric layers, up to a thickness of 600-700 nm (Fig. 3d).  
177 Alternatively, metal masks are also fabricated via lift-off, as shown in Fig. 1e-g and 3e-i.  
178 Compared to dielectric material, metals generally possess a better selectivity to III-nitride,  
179 which will facilitate deeper etching into the layer.



180 As DTL is a non-contact patterning technique, the fabrication of dielectric mask and  
 181 metal mask is independent of the surface roughness of the III-nitride layer and the wafer  
 182 bow. In contrast, contact patterning such as NIL can induce serious damage (e.g. cracks or  
 183 fractures) on bowed and fragile wafers such as GaN on silicon. Hence, DTL provides a  
 184 robust and reproducible fabrication process for selective area growth and top down etching  
 185 of III-nitrides at a wafer scale.




186 **Fig. 3 Dielectric mask and metal mask.** **a** 1 µm pitch nanoholes opening in 140 nm HSQ. **b**  
 187 Double periodicity of nanoholes opening in 30 nm HSQ, with a primary pattern of 1 µm pitch.  
 188 **c** 1.5 µm pitch rings in 600 nm SiN<sub>x</sub>. **d** 1.5 µm pitch dots in 30 nm HSQ. **e-f** SEM cross-section  
 189 image after exposure and development of the positive resist, after metal deposition and after  
 190 lift-off. **h** SEM plan-view image of a hexagonal array of metal dots after lift-off. **i** Photograph  
 191 of 2-inch GaN template with metal dot array on its surface.  
 192

### 193 Bottom-up selective area growth

194 Nanohole openings in a relatively thin dielectric layer is the most common configuration  
 195 to perform selective area growth of nanostructures such as nanopillars or nanorods.<sup>7,9,10,28</sup>  
 196 Fig. 4 displays InGaN/GaN core-shell structures grown by MOVPE on patterned Ga-polar  
 197 GaN on sapphire template. The initial nano-patterning performed via DTL allowed the  
 198 successful control of the position, diameter and density of the nanorods while optimized  
 199 MOVPE growth conditions enabled the vertical growth of nanostructures and additional  
 200 control on the diameter.<sup>10,38</sup>

201 The selective area growth of GaN nanorods and InGaN/GaN-based core-shell structures  
 202 have been widely investigated over the past decades, with some promising results and

203 properties such as: a low turn on voltage, low series resistance, short carrier lifetime,<sup>39</sup> the  
204 potential to achieve monolithic RGB emission<sup>40</sup> and a control over the far-field emission  
205 pattern,<sup>41</sup> which is particularly attractive for specific applications such as solid state lighting,  
206 visible light communication or  $\mu$ -LEDs. However, to commercialize these structures, the  
207 growth and device fabrication must be performed on a large wafer scale. Many reports employ  
208 EBL to create a dielectric mask,<sup>7,9,10,38,40</sup> which, despite the high resolution, often limit the area  
209 over which nanostructures can be grown. Alternatively, NIL and IL provide wafer scale nano-  
210 patterning with reasonably high resolution.<sup>7,9,28</sup> However, NIL is sensitive to surface defects  
211 and the lifetime of master, whilst IL requires a high system stability. Here we demonstrate that  
212 DTL can be successfully used for such purpose which could help to further reduce the cost of  
213 InGaN/GaN core-shell LEDs enabling manufacturing.



214

215 **Fig. 4 InGaN/GaN core-shell nanorods.** **a** SEM plan-view image and **b** tilted image of 4.2  $\mu\text{m}$  height  
216 800 nm diameter core-shell structure with three InGaN QWs. The inset in **a** displays the initial dielectric  
217 mask composed of 350 nm hole openings in 30 nm HSQ with a 1.5  $\mu\text{m}$  pitch.

## 218 Top-down synthesis of nanostructures

### 219 III-Nitride dry-etching

220 From the various DTL nano-patterns presented in Fig. 2, a broad range of III-Nitride  
221 nanostructures have been obtained via chlorine-based ICP dry etching. Depending on the  
222 application targeted, the thickness, nature and configuration of the mask were optimized to  
223 achieve a wide range of periods and aspect ratios. Fig. 5a-c presents arrays of GaN nanoholes,  
224 nanolines and nanorods. Fig. 5d-f similarly shows arrays of AlN nanoholes, nanotubes and  
225 nanorods. Finally, Fig. 5g-i shows various nano-patterns transferred in III-nitride LED  
226 structures to form axial InGaN/GaN nanotubes, p-GaN/AlGaIn nanopillars and AlGaIn  
227 nanoholes with two periodic sizes. Nanostructures with a relatively high aspect ratio can be


228 achieved, such as those in Fig 5.c, f and g with values of 21.4, 7.8 and 2.2, respectively.  
229 Note that a difference in etch rate is commonly observed between III-Nitride materials and  
230 explained by the higher binding energy of AlN compared to GaN and InN,<sup>42</sup> which will  
231 induce a decrease of the etch rate with the increase in Al content.

232 A common feature of the nanostructures presented in Fig. 5a-g is the presence of a fairly  
233 straight sidewall profile regardless of the nature of the mask or of the III-Nitride material.  
234 The sidewall profile of the nanostructures can be tuned by changing the plasma properties  
235 such as the pressure, the temperature, the RF power and ICP power. More details on the  
236 etching recipes and the impact of the plasma properties can be found in the Method section  
237 and previous publications.<sup>35,36,43</sup> It is also possible to further tune the dimensions and profile  
238 of the nanostructures by further wet-etching the nanostructure in a KOH-based solution. Fig.  
239 5c shows GaN nanorods before and after wet etching. As already reported in the literature,  
240 KOH-based wet etching helps to remove plasma etch damage, improve the sidewall profile  
241 and control the geometry.<sup>11,44</sup>

242 These results also show the robustness of the DTL based fabrication process to high  
243 surface roughness such as pits (Fig. 5a and e) or terraces (Fig. 5h). The AlN nanotubes in  
244 Fig. 5e were fabricated despite the high roughness of the initial template, as indicated by the  
245 tops of the tubes after dry etching and the removal of the etch mask.

246 There are multiple purposes for creating nanostructures having various dimensions,  
247 geometry and filling factor. Firstly, light extraction can be improved by nano-texturing the  
248 surface of LEDs with shallow nanostructures. The nano-textured AlGaIn based UVB LED  
249 surfaces presented in Fig. 5h-l will not only scatter the light and improve light extraction  
250 but also reduce the absorption within the thin top p-GaN layer that is commonly needed in  
251 UVB LEDs to get a low resistance contact. Secondly, light extraction can also be improved  
252 and directionality controlled by creating photonic crystals from dense arrays of nanoholes  
253 and nanopillars, even to the extent of achieving lasing.<sup>23,24,45</sup> Indeed, the use of multiple  
254 exposures via D<sup>2</sup>TL (Fig. 2g) is a promising approach to attain the small pitches required  
255 for photonic crystals at short wavelengths on a wafer scale. Thirdly, III-nitride photonic  
256 circuits can be created by combining grating couplers comprising dense arrays of nanolines  
257 (see inset in Fig. 5b) with other nano/microstructures.<sup>46,47</sup> Fourthly, the emission across the  
258 visible or the UV spectrum can be tuned by engineering the strain in an embedded active  
259 region through control of the diameter of nanorods.<sup>48</sup> Finally, nanolaser cavities, where the  
260 light is confined either between the top and bottom facet or within the circumference of the

261 structure, can be constructed from high-aspect-ratio nanostructures such as the rods and tubes  
 262 (Fig. 5c, f and g).<sup>43,44</sup>



263


264 **Fig. 5 III-Nitride top-down etched nanostructures** **a** Plan-view SEM image of ~600 nm depth GaN  
 265 nanoholes. **b** 45° tilt SEM image of ~800 nm depth GaN nanoline and related GaN grating couplers in  
 266 inset. **c** 10° tilted SEM image of ~3 μm height GaN nanorods after ICP dry etch (inset) and KOH-based  
 267 wet etch at 60°C. **d** Plan-view SEM image of ~150 nm depth AlN nanoholes. **e** Plan-view SEM image  
 268 of ~800 nm height AlN nanotubes. **f** 45° tilt SEM image of ~1.8 μm height AlN nanorods after ICP dry  
 269 etch and AZ400K wet etch at RT and associated photograph of 2-inch AlN nanorod template in inset.  
 270 **g** 45° tilt SEM image of ~2.4 μm height axial InGaN/GaN nanotube. **h** 45° tilt SEM image of ~100-  
 271 nm-depth p-GaN/AlGaN nanopillar at the surface of an AlGaN based UV LED. **i** Plan-view SEM image  
 272 of double periodicity of nanoholes at the surface of an AlGaN based UV LED with a ~250 nm depth.

### 273 GaN selective area sublimation

274 Sublimation has been recently proposed as a simple top-down route to form nanostructures  
 275 such as nanorods, nanopyramids, InGaN quantum discs or nanoporous material from GaN-  
 276 based material without introducing the damage that occurs in dry etching.<sup>49,50</sup> By protecting  
 277 the GaN surface with a thermally resistant dielectric layer and then annealing the sample under  
 278 vacuum and sufficiently high temperatures, selective area sublimation of GaN can be carried  
 279 out through the apertures of the mask. Fig. 6 displays top-down selective area sublimation

280 experiments performed on a Ga-polar GaN on sapphire template with various nano-patterns  
281 etched into a 50 nm thick SiN<sub>x</sub> mask. After 3 hours of sublimation within a UHV chamber and  
282 SiN<sub>x</sub> removal in BOE, 1 μm height nanoholes are obtained (Fig. 6a and b) while 4 μm height  
283 nanorods are attained after 10 hours. As expected, the initial DTL pattern provides highly-  
284 organised nanostructures at a wafer scale (see inset in Fig. 6a). Both the nanoholes and the  
285 nanorods show fairly straight sidewall profiles and a vertical to horizontal sublimation rate  
286 of 2 to 3% due to the high thermal stability of non-polar GaN planes in vacuum.

287 By comparing top-down approaches, selective area sublimation provides vertical  
288 sidewalls, no etching damage, and a perfect mask selectivity, enabling the formation of high  
289 aspect ratio nanoholes or nanorods with a very thin dielectric mask. However, sublimation  
290 is sensitive to structural defects,<sup>51</sup> occurs not only vertically but also laterally, and is only  
291 suitable for GaN and InGaN materials; not AlGaN with more than 10% Al.<sup>52</sup> Therefore,  
292 although promising for photonic applications and the nanostructuring of GaN  
293 materials,<sup>50,52,53</sup> ICP dry etching provides more flexibility in terms of what materials can be  
294 patterned and the nanostructure profile.




295  
296 **Fig. 6 GaN selective area sublimation** a SEM plan-view image of 1 μm height holes in GaN. b SEM  
297 plan-view and cross-section (inset) images of double periodicity holes in GaN of ~1 μm height c SEM  
298 tilted image of 4 μm height 100-400 nm diameter GaN nanorods. Inset in Figure 6.a shows a 2-inch  
299 GaN wafer during the sublimation process with on configuration of nanohole per quarter.

### 300 **Combined top-down/bottom-up processing**

301 The hybrid top-down/bottom-up approach combines the fabrication of highly-uniform  
302 and organized nanostructures, such as those presented in Figs. 5 and 6, with an additional  
303 regrowth step, similar to the selective area growth in Fig. 4. As a function of the growth  
304 conditions and the initial configuration and dimensions of the nanostructures, the regrowth  
305 of III-nitride material can lead either to the formation of a planar 2D layer or to the formation  
306 of 3D nanostructures with well-defined crystallographic facets. The latter is presented in  
307 Fig. 7 where images are shown of AlN regrowth performed on AlN etched nanorods (Fig.

308 7a), and of GaN regrowth on GaN etched nanotubes for two growth conditions (Fig. 7b and c).  
309 For some growth conditions,<sup>11,36,54,55</sup> coalescence is inhibited, and straight and smooth non-  
310 polar sidewall facets are formed for both GaN and AlN (Fig. 7a and b). For different growth  
311 conditions, coalescence is induced, for example to create dense array of reverse pyramids from  
312 the tops of GaN nanotubes (Fig. 7c).

313 As the growth of AlN nanorods by selective area growth has yet to be achieved due to the  
314 high sticking coefficient and the low diffusion length of Al atoms,<sup>56</sup> the combination of top-  
315 down etching and bottom-up MOVPE growth represents a reliable approach to fabricate  
316 uniform and homogenous arrays of AlN nanorods, as shown in Fig. 7a. These are of particular  
317 interest for the subsequent growth of deep-UV core-shell structures.<sup>57</sup> The ability to fabricate  
318 further geometries, such as nanotubes (Fig. 7b) or reverse nanopyramids (Fig. 7c) opens the  
319 possibility to grow active regions such as quantum wells on specific facets or quantum dots in  
320 preferential locations. Therefore, compared to conventional MOVPE selective area growth  
321 alone, the combination of top-down etching and bottom-up regrowth enables a broader range  
322 of nano-light-emitting architectures to be explored.




323  
324 **Fig. 7 III-Nitride hybrid top-down/bottom-up nanostructures** **a** SEM cross-section image of AlN  
325 nanorods after AlN MOVPE regrowth. **b** SEM cross-section image of GaN nanotubes after GaN  
326 MOVPE regrowth. **c** SEM plan-view image of an array of GaN reverse nanopyramids after GaN  
327 MOVPE regrowth. Both inset SEM images in b and c show a cleaved cross-section in the middle of the  
328 tube.

329  
330 III-nitride growth can also be performed on nanostructured foreign substrates following the  
331 same fabrication process employed for III-nitrides. Nano-patterned sapphire substrates (nPSS)  
332 have been obtained on 2-inch wafers either with an array of nanoholes (Fig. 8a) or nanopillars  
333 (Fig. 8b). These features are uniform across the 2-inch wafer (Fig. 8.b), with a flat top *c*-plane  
334 preserved after fabrication (inset in Fig. 8a and b). Fig. 8c shows the growth and successful

335 coalescence of AlN layers carried out on the nanopillar-nPSS wafer, following growth  
336 conditions previously reported.<sup>17</sup>

337 Compared to wet etching of sapphire, which is facet dependent and thus limited in depth  
338 for small features, the combination of a thick dielectric and/or metal mask with chlorine-  
339 based top-down dry etching enable to tune both, the etch depth and sidewall profile. While  
340 NIL process become less trivial for thick resist, the use of DTL allows to pattern thick resist  
341 at the nanoscale and thus, to create thick SiN<sub>x</sub> mask.

342 By improving the crystal quality of the layers and the light extraction of the final  
343 device,<sup>16,17</sup> the nanostructuring of sapphire substrate is of particular interest to boost the  
344 efficiency of DUV LEDs.<sup>58</sup> The use of DTL/D<sup>2</sup>TL constitutes a reliable and cost effective  
345 option to create nPSS with a broad range of configurations.



346 **Fig. 8 AlN regrowth on nano patterned sapphire substrate** a) 45° tilt SEM image of nanoholes in  
347 sapphire substrate with in inset a high magnification cross-section image of the Al<sub>2</sub>O<sub>3</sub> nanohole. b) 45°  
348 tilt SEM image of nanopillars in sapphire substrate with in inset a photograph of a 2inch nPSS and a  
349 high magnification cross-section image of the Al<sub>2</sub>O<sub>3</sub> nanopillars. c) SEM cross-section image of 6 μm  
350 thick AlN layer grown on of nanopillars sapphire substrate.  
351

## 352 Conclusions

353 This work shows the high potential of Displacement Talbot Lithography for large scale  
354 nano-engineering of III-nitride materials owing to a fast, robust, scalable and highly  
355 flexible process. A broad variety of features and configurations has been obtained in positive  
356 and negative resist and successfully employed, first, to create dielectric and metal mask and,  
357 second, to nano-engineer various III-nitride layers via selective area growth, selective area  
358 sublimation, top-down etching and hybrid top-down/bottom-up growth. The use of  
359 nanostructures or nano-textured surfaces is the key to achieve higher efficiency of III-  
360 Nitride LEDs mainly thanks to defect reduction and light extraction enhancement.

361 Despite the broad range of configurations and feature sizes already demonstrated in this  
362 paper, the capabilities of DTL in terms of resolution can be extended with a shorter

363 wavelength illumination source. Recently, Eulitha demonstrated wafer-scale sub-wavelength  
364 features with a 266 nm source.<sup>33</sup> Therefore, by combining the D<sup>2</sup>TL approach with a shorter  
365 illumination wavelength, low pitches <250 nm could be achieved on a wafer scale, which  
366 would be of major interest to create photonic crystals in III-Nitride-based UV LEDs and further  
367 improve their efficiency.<sup>58,59</sup>

## 368 **Materials and methods**

### 369 **Displacement Talbot Lithography Patterning.**

370 All DTL patterning has been performed on 2inch wafers (Figure 1.a). A stack of two layer  
371 were spin-coated at 3000 rpm to obtain a ~ 270 nm bottom antireflective coating (BARC)  
372 (Wide 30W – Brewer Science) layer thickness, followed by either a layer of high-contrast  
373 positive resist (Dow® Ultra-i 123 diluted with Dow® EC11 solvent) or a layer of negative  
374 resist (AZ® 15 NXT diluted with AZ® Edge Bead Remover (EBR) solvent with a 7:12 ratio  
375 by weight). The baking temperature is a critical parameter for the BARC processing as they  
376 determine the rate at which the BARC develops. A bake at 150°C enables a wet-developable  
377 process and thus to create an undercut profile (Fig. 1e and 3e). A bake at 200°C fully cures the  
378 BARC, making it insoluble in a developer (Fig. 1b). DTL (PhableR 100, Eulitha) was then  
379 used to expose the resist with a coherent 375 nm light source with an energy density of 1  
380 mW.cm<sup>-2</sup> (Fig. 1a). Various masks have been employed: two hexagonal amplitude masks, one  
381 with a 1.5 μm pitch with 800 nm diameter circular opening, and another with a 1 μm pitch with  
382 550 nm opening, and two phase mask, one with a 500 nm pitch with 300 nm diameter circular  
383 opening, and another with 1 μm pitch with lines spaced by 800 nm with a 62% filling factor.  
384 The Talbot length associated with those masks is 8.81 μm, 3.80 μm, 750nm and 3.21 μm,  
385 respectively. Details of the calculation can be found in others publications.<sup>30</sup> The gap between  
386 the mask and the wafer was set to 150 μm. A Gaussian velocity integration was applied and 8  
387 Talbot lengths travel distance has been chosen to assure a homogenous integration on several  
388 Talbot motifs. After a certain exposure time (which defines the exposure dose), the sample was  
389 baked for 1 min 30 sec at 120°C on a hot plate. The wafer with a positive resist was developed  
390 in MF-CD-26 for 90 to 240 sec (depending on the mask fabrication), the one with a negative  
391 resist in AZ 726 for 30 sec. Finally, the wafer was rinsed with deionized water and dried with  
392 nitrogen.

### 393 **Dielectric mask fabrication.**



394 Materials such as hydrogen silsesquioxane (HSQ) and silicon nitride ( $\text{SiN}_x$ ) were used  
395 as a dielectric mask. Prior to DTL patterning, HSQ was spin-coated on 2inch wafers at 3000  
396 rpm and baked from 150°C to 450°C in 100°C increments or  $\text{SiN}_x$  was deposited by Plasma  
397 Enhanced Chemical Vapor Deposition (PECVD). The pattern created in the resist by  
398 DTL/D<sup>2</sup>TL (Fig. 1b and Fig. 2a-l) were transferred into the dielectric material (Fig. 1c and  
399 Fig. 3a-d) via an inductively coupled plasma (ICP) dry etch system (Oxford Instruments  
400 System 100 Cobra). The experiments were performed with a  $\text{CHF}_3$  chemistry of 25 sccm, a  
401 temperature set to 20 °C, a pressure of 8 mTorr, 50 RF power and 300 W ICP source power,  
402 resulting in a etch rate of ~50 nm/min. The etching time was adjusted as a function of the  
403 thickness of the dielectric mask. The resulting transferred pattern was then cleaned in a  
404 piranha solution (3:1) and oxygen plasma (Fig. 1d).

#### 405 **Metal mask fabrication.**

406 The undercut profile created in the BARC (cured at 150°C) after exposure and  
407 development (Fig. 1e and Fig. 2e) was employed as a lift-off layer. 200 nm Ni layers were  
408 deposited via e-beam evaporation to produce metal masks in the circular opening at the  
409 surface of the wafer (Fig. 1f and Fig. 2f). Subsequent lift-off was achieved by soaking the  
410 wafer in MF-CD-26 developer. Finally, wafers were cleaned in a 2 min reactive-ion etching  
411 (RIE) oxygen plasma to remove any BARC residue (Fig. 1g and Fig. 2g-i).

#### 412 **Bottom-up growth of GaN nanorods.**

413 **For Blandine.**<sup>10,38</sup>

#### 414 **Top-down etching of III-nitride materials.**

415 ICP dry etch system was used to create nanostructures in various materials including  
416 GaN, AlN, III-Nitride LEDs structures and sapphire substrates. In the case of III-nitrides,  
417 the experiments were performed with a  $\text{Cl}_2/\text{Ar}$  chemistry of 50/10 sccm, a temperature of  
418 150 °C, a pressure set between 9 to 15 mTorr, a RF power set between 80 and 120 W and  
419 800 W ICP source power. More details can be found in previous publications.<sup>11,35,36,43</sup> For  
420 sapphire substrate, the experiments were performed with a  $\text{Cl}_2/\text{BCl}_3/\text{Ar}$  chemistry of 5/50/5  
421 sccm, a temperature of 5 °C, a pressure of 8 mTorr, 100 W RF power and 600 W ICP source  
422 power. Finally, the masks were etched away in aqua-regia solution ( $\text{HCl}:\text{HNO}_3$ , 3:1) for  
423 metal masks, and in BOE 5:1 for dielectric masks.

#### 424 **Sublimation of III-nitride materials.**

425 **For Ben.**<sup>49,50</sup>

#### 426 **Hybrid top-down/bottom-up.**

427 The III-nitride bottom-up regrowth was carried out in a 1 x 2" horizontal Aixtron MOVPE  
428 reactor. The growth conditions for AlN faceting on nanorod were the following: a temperature  
429 of 1100 °C, a pressure of 20 mbar, 10 sccm in TMAI flow rate, 4000 sccm in NH<sub>3</sub> flow rate,  
430 and H<sub>2</sub> as the carrier gas. GaN regrowth was performed at a temperature of 920 °C (Fig. 7b) or  
431 820 °C (Fig. 7c), a pressure of 100 mbar, 8 sccm in TMGa flow rate, 2800 sccm in NH<sub>3</sub> flow  
432 rate, and H<sub>2</sub> as the carrier gas. More details can be found in previous publications.<sup>11,36,54,55</sup>

433 AlN overgrowth on nanopillar-nPSS was done in an AIX2400G3HT MOVPE planetary  
434 reactor with a capability of 11 x 2-inch wafers with standard TMAI and NH<sub>3</sub> precursors.  
435 Pressure was fixed at 50 mbar and H<sub>2</sub> served as carrier gas. A 50 nm thick nucleation layer was  
436 deposited at 980 °C with a V/III ratio of 4000. After nucleation, the temperature was increased  
437 to 1380 °C with a V/III ratio of 30, followed by a decrease to 1180 °C with the same V/III  
438 ratio.

#### 439 **SEM imaging.**

440 Scanning electron microscopy (SEM) was used to monitor the fabrication process and  
441 investigate the morphology and dimensions of the structures, using a Hitachi S-4300 SEM.

#### 442 **Acknowledgments**

443 The authors would like to acknowledge financial support of the EPSRC, UK via Grant No.  
444 EP/M015181/1, "Manufacturing nano-engineered III-nitrides". Any others from CRHEA,  
445 FBH, TUB?

#### 446 **Conflicts of Interest**

447 The authors declare that they have no conflict of interest

448 **Author contributions**

449 P.-M.C. conceived the experimental work, supervised by P.A.S. P.-M.C. carried out the  
450 DTL patterning, dielectric and metal mask fabrication, ICP dry etching, MOVPE regrowth  
451 experiment on etched nanostructures, and related SEM characterization. P.C. carried out the  
452 D<sup>2</sup>TL patterning. B.D. and S.V. performed the sublimation experiments by MBE and related  
453 SEM characterization. B.A. grew the InGaN/GaN core-shell structure via bottom-up MOVPE.  
454 S.W. and S.H. overgrew AlN layers on nPSS. J.E. grew the UV LED structure. R.A carried out  
455 the fabrication of AlN nanotubes. All of the authors contributed in analysing and writing the  
456 results

457 **Supplementary Materials**

458 If

459 **References**

- 
- <sup>1</sup> Ambacher, O. Growth and applications of Group III-nitrides. *J. Phys. D: Appl. Phys.* **31**, 2653-2710 (1998).  
<sup>2</sup> Nakamura, S. *et al.* The blue laser diode: GaN based light emitters and lasers (Springer, Berlin, Heidelberg, 1997).  
<sup>3</sup> Bergh, A. A. Blue laser diode (LD) and light emitting diode (LED) applications. *phys. stat. sol. (a)* **201**, No. 12, 2740–2754 (2004).  
<sup>4</sup> Amano, H., Sawaki, N., Akasaki, I. & Toyoda, Y., Metalorganic vapor phase epitaxial growth of a high quality GaN film using an AlN buffer layer. *Appl. Phys. Lett.* **48**, 353-355 (1986).  
<sup>5</sup> Nakamura, S., Senoh, M. & Mukai, T. High-power InGaN/GaN double-heterostructure violet light emitting diodes. *Appl. Phys. Lett.* **62**, 2390-2392 (1993).  
<sup>6</sup> Zhmakin, A.I. Enhancement of light extraction from light emitting diodes, *Phys Rep.* **498**, 189-241 (2011).  
<sup>7</sup> Li, S. & Waag, A. GaN based nanorods for solid state lighting, *J. Appl. Phys.* **111**, 071101-071123 (2012).  
<sup>8</sup> Zhao, S., Nguyen, H. P. T., Kibria, M. G. & Mi, Z. III-Nitride nanowire optoelectronics, *Prog. Quantum Electron.* **44**, 14-68 (2015).  
<sup>9</sup> Alias, M S. *et al.* Review of nanophotonics approaches using nanostructures and nanofabrication for III-nitrides ultraviolet-photonic devices. *J. Nanophotonics* **12**, 043508 (2018).  
<sup>10</sup> Coulon, P.-M *et al.* Dislocation-filtering and polarity in the selective area growth of GaN nanowires by continuous-flow MOVPE. *Appl. Phys. Express* **9**, 015502 (2016).  
<sup>11</sup> Coulon, P.-M. *et al.* Hybrid Top-Down/Bottom-Up Fabrication of Highly Uniform and Organized Faceted AlN Nanorod Scaffold. *Materials* **11**, 1140 (2018).  
<sup>12</sup> Hugues, M. *et al.* Strain evolution in GaN nanowires: From free-surface objects to coalesced templates. *J. Appl. Phys.* **114**, 084307 (2013).  
<sup>13</sup> Beaumont, B., Vennéguès, P. & Gibart P. Epitaxial Lateral overgrowth of GaN. *phys. stat. sol. (b)* **227**, 1-43 (2001).  
<sup>14</sup> Vennéguès, P. Defect reduction methods for III-nitride heteroepitaxial films grown along nonpolar and semipolar orientations. *Semicond. Sci. Tech.* **27**, 024004, (2012).  
<sup>15</sup> Wu, D. S. *et al.* Enhanced output power of near-ultraviolet InGaN-GaN LEDs grown on patterned sapphire substrates. *IEEE Photonics Technol. Lett.* **17**, 288-290 (2005).  
<sup>16</sup> Su, Y.K. *et al.* Pattern-size dependence of characteristics of nitride-based LEDs grown on patterned sapphire substrates. *J. Cryst. Growth* **311**, 2973-2976 (2009).  
<sup>17</sup> Hagedorn, S., Knauer, A., Mogilatenko, A., Richter, E. & Weyers, M. AlN growth on nano-patterned sapphire: A route for cost efficient pseudo substrates for deep UV LEDs. *phys. stat. sol. (a)* **213**, 3178-3185 (2016).  
<sup>18</sup> Huh, C., Lee, K. S., Kang, E. J. & Park, S. J. Improved light-output and electrical performance of InGaN-based light-emitting diode by microroughening of the p-GaN surface. *J. Appl. Phys.* **93**, 9383–5 (2003).

- 
- <sup>19</sup> Fujii, T. *et al.* Increase in the extraction efficiency of GaN-based light-emitting diodes via surface roughening. *Appl. Phys. Lett.* **84**, 855-857 (2004).
- <sup>20</sup> David, A. *et al.* High light extraction efficiency in bulk-GaN based volumetric violet light-emitting diodes. *Appl. Phys. Lett.* **105**, 231111 (2014).
- <sup>21</sup> Ma, M. *et al.* Effects of the refractive index of the encapsulant on the light-extraction efficiency of light-emitting diodes. *Opt. Express* **19**, A1135-A1140 (2011).
- <sup>22</sup> Fox, S., O'Kane, S., Lis, S. & Allsopp, D. Designing InGaN/GaN nano-LED arrays for étendue-limited applications. *phys. stat. sol. (c)* **12**, 456-459 (2015).
- <sup>23</sup> Oder, T. N., Shakya, J., Lin, J.Y. & Jiang, H.X. III-nitride photonic crystals. *Appl. Phys. Lett.* **83**, 1231 (2003).
- <sup>24</sup> Wierer, J. J., David, A. & Megens, M. M. III-nitride photonic-crystal light-emitting diodes with high extraction efficiency. *Nat. Photon.* **3**, 163-169 (2009).
- <sup>25</sup> David, A., Benisty, H. & Weisbuch, C. Optimization of Light-Diffracting Photonic-Crystals for High Extraction Efficiency LEDs. *J. Display Tech.* **3**, 133-148 (2007).
- <sup>26</sup> Wang, T. *et al.* Fabrication and optical investigation of a high-density GaN nanowire array. *Appl. Phys. Lett.* **86**, 103103 (2005).
- <sup>27</sup> Alloing, B. & Zúñiga-Pérez, J. Metalorganic chemical vapor deposition of GaN nanowires: From catalyst-assisted to catalyst-free growth, and from self-assembled to selective-area growth, *Mater. Sci. Semicond. Process.* **55**, 51-58 (2016).
- <sup>28</sup> Hersee, S. D., Sun, X. Y. & Wang, X. The Controlled Growth of GaN Nanowires, *Nano Lett.* **6**, 1808-1811 (2006).
- <sup>29</sup> Kishino, K., Sekiguchi, S. & Kikuchi, A. Improved Ti-mask selective-area growth (SAG) by rf-plasma-assisted molecular beam epitaxy demonstrating extremely uniform GaN nanocolumn arrays, *J. Cryst. Growth* **311**, 2063 (2009).
- <sup>30</sup> Solak, H. H., Dais, C. & Clube, F. Displacement Talbot lithography: a new method for high-resolution patterning of large areas. *Opt. Express* **19**, 10686-10691 (2011).
- <sup>31</sup> Chausse, P. & Shields, P. A. Double' displacement Talbot lithography: a new approach for periodic nanostructure patterning. *Proc. SPIE* **10587**, Optical Microlithography XXXI, 105870U (2018).
- <sup>32</sup> Solak, H. H., Dais, C., Clube, F. & Wang, L. Phase shifting masks in Displacement Talbot Lithography for printing nano-grids and periodic motifs. *Microelectronic Engineering* **143**, 74-80 (2015).
- <sup>33</sup> Wang, L., Clube, F., Dais, C., Solak, H. H & Gobrecht, J. Sub-wavelength printing in the deep ultra-violet region using Displacement Talbot Lithography. *Microelectronic Engineering* **161**, 104-108 (2016).
- <sup>34</sup> Shul, R. J. *et al.* High-density plasma etch selectivity for the III-V nitrides, *Solid State Electron* **42**, 2269-2276 (1998).
- <sup>35</sup> Le Boulbar, E. D., Lewins, C. J., Allsopp, D. W. E., Bowen, C. R. & Shields, P. A. Fabrication of high-aspect ratio GaN nanostructures for advanced photonic devices. *Microelectronic Engineering* **153**, 132-136 (2016).
- <sup>36</sup> Coulon, P. -M. *et al.* Hybrid top-down/bottom-up fabrication of regular arrays of AlN nanorods for deep-UV core-shell LEDs. *phys. stat. sol. (b)* **255**, 1700445 (2017).
- <sup>37</sup> Patorski, K. The self-imaging phenomenon and its applications, *Progress in Optics* **27**, 1-108 (1989).
- <sup>38</sup> Coulon, P. -M. *et al.* Selective area growth of Ga-polar GaN nanowire arrays by continuous-flow MOVPE: A systematic study on the effect of growth conditions on the array properties. *phys. Stat. sol. (b)* **252**, 1096-1103 (2015).
- <sup>39</sup> Koester, R. *et al.* High-speed GaN/GaN nanowire array light-emitting diode on silicon (111). *Nano. Lett.* **15**, 2318-2323 (2015).
- <sup>40</sup> Nami, M. *et al.* Tailoring the Morphology and Luminescence of GaN/InGaN Core-Shell Nanowires Using Bottom-up SelectiveArea Epitaxy. *Nanotechnology* **28**, 025202 (2016).
- <sup>41</sup> Yanagihara, A., Ishizawa, S. & Kishino, K. Directional radiation beam from yellow-emitting InGaN-based nanocolumn LEDs with ordered bottom-up nanocolumn array. *Applied Physics Express.* **7**, 112102 (2014)
- <sup>42</sup> Costales, A., Blanco, M. A., Pendas, A. M., Kandalam, A. K. & Pandey, R. Chemical Bonding in Group III Nitrides. *J. Am. Chem. Soc.* **124**, 4116-4123 (2002).
- <sup>43</sup> Coulon, P. -M. *et al.* Optical properties and resonant cavity modes in axial InGaN/GaN nanotube microcavities. *Opt. Express*, **25**, 28246-28257 (2017).
- <sup>44</sup> Li, Q. *et al.* Single-Mode GaN Nanowire Lasers. *Opt. Express* **20**, 17873-17879 (2012).
- <sup>45</sup> Wright, J. B. *et al.* Multi-Colour Nanowire Photonic Crystal Laser Pixels. *Sci. Rep.* **3**, 2982 (2013).
- <sup>46</sup> Liu, Q. *et al.* Freestanding GaN grating couplers at visible wavelengths. *J. Opt.* **17**, 045607 (2015).
- <sup>47</sup> Tabataba-Vakili, F. *et al.* Blue Microlasers Integrated on a Photonic Platform on Silicon. *ACS Photonics* **5**, 3643-3648 (2018).
- <sup>48</sup> Chung, K., Sui, J., Demory, B., Teng, C. & Ku, P. Monolithic integration of individually addressable light-emitting diode color pixels. *Appl. Phys. Lett.* **110**, 111103 (2017).

- 
- <sup>49</sup> Damilano, B., Vézian, S., Brault, J., Alloing, B. & Massies, J. Selective Area Sublimation: A Simple Top-down Route for GaN-Based Nanowire Fabrication. *Nano. Lett.* **16**, 1863-1868 (2016).
- <sup>50</sup> Damilano, B. *et al.* Top-down fabrication of GaN nano-laser arrays by displacement Talbot lithography and selective area sublimation. *Appl. Phys. Express* **12**, 045007 (2019).
- <sup>51</sup> Grandjean, N. *et al.* GaN evaporation in molecular-beam epitaxy environment. *Appl. Phys. Lett.* **74**, 1854-1856 (1999).
- <sup>52</sup> Arita, M., Kako, S., Iwamoto, S. & Arakawa, Y. Fabrication of AlGa<sub>N</sub> Two-Dimensional Photonic Crystal Nanocavities by Selective Thermal Decomposition of GaN, *Appl. Phys. Express* **5**, 126502 (2012).
- <sup>53</sup> Mitsunari, T., Tanikawa, T., Honda, Y., Yamaguchi, M. & Amano, H. AlN/air distributed Bragg reflector by GaN sublimation from microcracks of AlN, *J. Cryst. Growth* **370**, 16-21 (2013).
- <sup>54</sup> Le Boulbar, E. D. *et al.* Facet recovery and light emission from GaN/InGa<sub>N</sub>/GaN core-shell structures grown by metal organic vapour phase epitaxy on etched GaN nanorod arrays. *J. Appl. Phys.* **114**, 094302 (2013).
- <sup>55</sup> Girgel, I. *et al.* Investigation of indium gallium nitride facet-dependent nonpolar growth rates and composition for core-shell light-emitting diodes. *J. Nanophotonics* **10**, 016010 (2016).
- <sup>56</sup> Banal, R.G., Funato, M. & Kawakami, Y. Surface diffusion during metalorganic vapor phase epitaxy of AlN. *phys. stat. sol. (c)* **6**, 599-602 (2009).
- <sup>57</sup> Coulon, P. -M., Kusch, G., Martin, R. W. & Shields P. A. Deep UV Emission from Highly Ordered AlGa<sub>N</sub>/AlN Core-Shell Nanorods. *ACS Appl. Mater. Interfaces* **10**, 33441-33449 (2018).
- <sup>58</sup> Kneissl, M., Seong, T., Han, J. & Amano, H. The emergence and prospects of deep-ultraviolet light-emitting diode technologies. *Nature Photonics* **13**, 233-244 (2019).
- <sup>59</sup> Kashima, Y. *et al.* High external quantum efficiency (10%) AlGa<sub>N</sub> based deep-ultraviolet light-emitting diodes achieved by using highly reflective photonic crystal on p-AlGa<sub>N</sub> contact layer. *Appl. Phys. Express* **11**, 012101 (2018).