



**HAL**  
open science

## Surge Current Capability of Ga<sub>2</sub>O<sub>3</sub> Schottky Diodes

Cyril Buttay, Hiu-Yung Wong, Boyan Wang, Ming Xiao, Christina Dimarino,  
Yuhao Zhang

► **To cite this version:**

Cyril Buttay, Hiu-Yung Wong, Boyan Wang, Ming Xiao, Christina Dimarino, et al.. Surge Current Capability of Ga<sub>2</sub>O<sub>3</sub> Schottky Diodes. CPES Annual Conference, Aug 2020, Blacksburg, VA, United States. <hal-02968817>

**HAL Id: hal-02968817**

**<https://hal.science/hal-02968817v1>**

Submitted on 16 Oct 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



HAL Authorization

# Surge Current Capability of Ga<sub>2</sub>O<sub>3</sub> Schottky Diodes

(This paper has been submitted to ESREF 2020)

Cyril BUTTAY  
Univ Lyon, INSA-Lyon, CNRS,  
Laboratoire Ampère UMR 5005,  
F-69621, LYON, France

Hui-Yung WONG  
San Jose State University,  
San Jose, CA, USA

Boyan WANG, Ming XIAO,  
Christina DIMARINO and Yuhao ZHANG  
Center for Power Electronics Systems  
The Bradley Dept of Electrical and Computer Eng.  
Virginia Polytechnic Institute and State University  
Blacksburg, VA 24061 USA

**Abstract**— $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is an attractive material to build power electronic semiconductor devices, because of its ultra-wide bandgap and the availability of large-diameter wafers growing from its own melt. However, device performance may be limited by the relatively poor thermal conductivity of the material.

In this paper, we investigate the behavior of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky diodes in the condition of forward current surge. An analytical electro-thermal device model is calibrated with experimental devices and TCAD simulations. Then this device model is incorporated into a SPICE electro-thermal network model, which is used to simulate the device temperature rise during the surge transient, considering various device and packaging configurations (i.e. various chip thicknesses, single-side or double-side cooling).

It is found that providing heat is removed through both sides of the die, a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky diode offers a robustness to surge current comparable to that of a SiC Schottky diode. The low thermal conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is found to be balanced by the enhanced heat extraction from top-side cooling as well as the intrinsic low on-resistance (and conduction loss) increase with temperature in  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices.

## I. INTRODUCTION

From an electrical point-of-view,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is a very promising material. Its high critical electric field ( $\approx 8 \text{ MV cm}^{-1}$ ) [1], in particular, makes it very attractive for power semiconductor devices. This can be summarized using the Baliga's Figure Of Merit (the product of a material permittivity, electron mobility, and critical field raised to the cubic power,  $\mu\epsilon E_c^3$ ). The BFOM of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is higher than that of the main wide-bandgap semiconductor materials, at 3444 (vs. 340 and 870 for SiC and GaN, respectively) [2]. This means that devices made using  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> can offer a lower on-state resistance for a given voltage rating than those made out of Si, SiC or GaN. Several high voltage, low resistance  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices have already been demonstrated, such as a  $2 \text{ m}\Omega \text{ cm}^2$ , 1100 V diode [3].

Another advantage of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> is material growth: contrarily to SiC and GaN, bulk, mono-crystalline  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates can be produced by a variety of melt-growth process [4]. Substrates up to 100 mm in diameter are readily available, and 150 mm wafers are under development [1].

However,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> suffers from a major drawback: its thermal conductivity is very low ( $11$  to  $27 \text{ W m}^{-1} \text{ K}^{-1}$  depending on the crystal orientation [5]), approximately 10 to 20 times lower than that of GaN or SiC. This means that the semiconductor chip has a relatively high thermal resistance, making

it much more difficult to remove heat from the semiconductor junction to a heatsink. When dissipating the same power density as a SiC device, a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> device will run much hotter ( $70^\circ\text{C}$  more in an example of [6]). This may cause the device to exceed its safe operating temperature, which is limited by either the Schottky contact or the packaging materials. This also may reduce its long-term reliability due to wider thermal cycling.

A common application scenario that may cause the diode temperature to exceed its maximum junction temperature is current surge. This may happen for example when the output of a diode rectifier is short-circuited. In this case, the diode must temporarily carry a current intensity noticeably higher than what it can sustain in steady state (nominal) conditions. This surge current value is listed in a diode's datasheet, and the corresponding tests are defined in JEDEC standards [7]. One particular test use a half-sine current-pulse at the frequency of the ac electrical grid (here 50 Hz).

Current surges are transitory events which result in fast rise in the junction temperature of the diode: at one point during the current surge tests performed in [8], the junction temperature of a SiC Schottky diode was estimated to more than  $800^\circ\text{C}$ . Such very high temperature transient is the result of two concomitant effects: first, the limited thermal inertia of the semiconductor chip; secondly, the positive temperature coefficient of the conduction losses, which causes the dissipated power to increase with the junction temperature, and may result in thermal runaway.

Several techniques have been developed to improve the current surge capability of semiconductor devices. Increasing the thermal inertia by clamping the semiconductor chip between two thick metal shims, for example, may results in doubling the current surge capability of a SiC diode, as compared with a more standard single-side cooling [9]. Another approach is to limit the increase in conduction losses with temperature. For SiC Schottky diodes, this is achieved by introducing bipolar junctions to form JBS (Junction Barrier Schottky) or MPS (Merged Pin Schottky) structures. This was found to improve noticeably the robustness of the diodes to thermal runaway [10].

Unfortunately, JBS or MPS structures require p-type doping and hole conduction, which are not available for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> devices [3]. Only unipolar diodes can be made using this material. Therefore, current surge capability of these diodes




Fig. 1. (a) Structure of the fabricated  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> Schottky barrier diodes. (b) Calibration of the TCAD simulation model: experimental (lines) and TCAD simulated (markers) IV curves at different temperatures.




Fig. 2. On-state characteristic of a  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> as generated from finite element (TCAD) simulation, and corresponding analytical model, for temperatures ranging from 300 to 650 K. The inset graph presents the change in dynamic resistance as a function of temperature.

is based on the intrinsic properties of the material and on the thermal performance of the associated package.

In this paper, we investigate the evolution of the conduction losses of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diodes, based on experimental devices fabricated on commercial 2-inch  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> wafers (section II). Then we develop an electro-thermal model of the diodes and their packaging (section III), and use this model to predict the surge current behavior of the diodes (section IV).




Fig. 3. Value of the temperature-dependence coefficient  $\alpha$  for devices published in the literature, as a function of the maximum test temperature (with  $R_{on}(T) = R_{300} \left(\frac{T}{300}\right)^\alpha$ )

## II. EFFECT OF THE TEMPERATURE ON THE FORWARD CHARACTERISTIC OF A $\beta$ -Ga<sub>2</sub>O<sub>3</sub> SCHOTTKY DIODE

To calibrate the electro-thermal simulation models,  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power Schottky barrier rectifiers (SBDs) have been fabricated on 2-inch  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> substrates. As shown in Fig. 1a, the epitaxial structure consists of a  $\approx 10 \mu\text{m}$  thick Si-doped n-Ga<sub>2</sub>O<sub>3</sub> ( $N_D \approx 1.5 \times 10^{16} \text{ cm}^{-3}$ ) grown by HVPE on a commercial 2-inch n<sup>+</sup>-Ga<sub>2</sub>O<sub>3</sub> substrate. The detailed device fabrication and performance is reported in [3]. The device I-V and C-V characteristics were measured up to 500 K, and were then used to calibrate the TCAD electro-thermal simulation models (Fig. 1b). The net  $N_D$  extracted from C-V characteristics shows nearly no dependence on temperature, indicating that Si is fully ionized in the drift region.

To understand the thermal limit of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power diodes, a 1.2 kV  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power SBD with an optimal drift region is designed. Here the breakdown voltage ( $BV$ ) is designed as 1440 V to provide 20% safe margin for voltage rating and the maximum average electric field ( $E_m$ ) at the Schottky contact is designed as  $4 \text{ MV cm}^{-1}$  based on the state-of-the-art experimental results [3], [11]. The thickness ( $t_D$ ) and donor concentration ( $N_D$ ) are designed based on the non-punch-through model, i.e.  $t_D = 2BV/E_m$  and  $N_D = qE_m^2/2qBV$ , to be  $7.2 \mu\text{m}$  and  $3.07 \times 10^{16} \text{ cm}^{-3}$ , respectively. The I-V characteristics of this optimized 1.2 kV  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power rectifier are then generated by the well-calibrated TCAD simulation up to 650 K.

With the objective of performing simple SPICE transient simulations, an analytical macro model is then fitted to this TCAD model (Fig. 2). This analytical model (forward conduction only) is comprised of two elements. The first is the Schottky junction, represented using a thermionic emission equation [12]:

$$I_F = SA^*T_j^2 e^{\frac{q\Phi_{BN}}{kT_j}} \left( e^{\frac{qV_D}{nkT_j}} - 1 \right) \quad (1)$$




Fig. 4. The electrothermal model used for SPICE simulation: the electrical circuit including the diode model comprised of behavioral elements  $BI_1$  and  $BR_1$  and the thermal network with the power source  $BI_2$  which can be connected to either the top or the bottom surface of the chip.

where  $S$  is the junction area,  $A^*$  the effective Richardson constant,  $T_j$  the junction temperature,  $q$  the electronic charge,  $\Phi_{BN}$  the barrier height,  $n$  the ideality factor,  $V_D$  the voltage across the junction,  $k$  the Boltzmann's constant. The second element of the model corresponds to the electric resistance, mainly of the drift layer and substrate:

$$R_{on}(T_J) = R_{300} \left( \frac{T_J}{300} \right)^\alpha \quad (2)$$

with  $R_{300}$  the resistance at 300 K, and  $\alpha$  an exponent (in Fig. 2,  $\alpha = 1.14$ ). The value of  $\alpha$  appears to vary strongly from one device to another according to the literature. The relation between on-resistance ( $R_{on}$ ) and the temperature is vital to analyze the thermal stability of power devices [10], [13]. Following the commonly used power law in (2), we extracted the temperature coefficient  $\alpha$  in all experimental  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power devices with high-temperature performance in the literature. As shown in Fig. 3, the highest  $\alpha$  is close to 1.8 in lightly doped lateral  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> thin-film MOSFETs. This  $\alpha$  is mainly determined by the temperature dependence of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> mobility, which follows a  $T^{-1.5}$  power law as the result of phonon scattering [14], [15]. Much lower or even negative  $\alpha$  is shown in vertical  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> power devices, which is attributed to the increased donor ionization in the  $n^+$ -Ga<sub>2</sub>O<sub>3</sub> substrate at high temperatures [16]. These  $\alpha$  dependencies have also been validated by our TCAD simulation. To consider the worst case corresponding to the fastest  $R_{on}$  increase with temperature,  $\alpha$  is changed from 1.14, which provides the best fitting to our TCAD and experimental data (Fig. 2), to 1.8, with all other parameters in the analytical model remaining unchanged.

### III. ELECTRO-THERMAL MODEL OF THE DIODE

The electro-thermal model in Fig. 4 contains two parts. First, the electric circuit, with the sine current source  $I_1$ , resistor  $R_{eq}$  (for easier convergence of simulation), diode  $D_1$  (to carry negative currents), and the model of the diode under test. This diode model contains two elements, a behavioral current




Fig. 5. Packaging structures considered for the electro-thermal analysis.

source  $BI_1$  (to implement (1)) and a behavioral resistance  $BR_1$  (to implement (2)). The second part of the circuit represents the thermal model in the form of a Cauer network.

For the thermal model, two cases are considered (see Fig. 5): the chip is mounted either in the standard way (i.e with the Schottky junction on top), or it is mounted in the "flip-chip" configuration (with the Schottky junction at the bottom of the chip). In the first case, power is dissipated on top of the chip and heat must diffuse through the entire chip thickness before reaching the attach and the baseplate (this is referred to as "backside cooling"). In the second case, the heat dissipated at the Schottky junction has direct access to the attach and baseplate (this is referred to as "junction cooling"). In both cases, a uniform power dissipation is considered at the corresponding surface of the chip. The side surfaces are considered adiabatic. The bottom surface of the baseplate and the top surface of the chip are considered to exchange heat with the environment through a high thermal resistance ( $R_{exch} = 100 \text{ K W}^{-1}$ ). Note that due to the transient nature of the surge current, this thermal resistance has little effect on the results presented below.

TABLE I  
PARAMETERS USED FOR THE ELECTROTHERMAL SIMULATIONS

Parameter	Name	Value
Room temp.resistance (arbitrary)	$R_{300}$	8 m $\Omega$
Temperature coefficient of resistance	$\alpha$	1.8
Ther. cond. of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> on [001] [5]	$\lambda_{Ga_2O_3}$	14 W m <sup>-1</sup> K <sup>-1</sup>
Thermal conductivity of Cu [17]	$\lambda_{Cu}$	394 W m <sup>-1</sup> K <sup>-1</sup>
Thermal cond. of Sintered Ag [18]	$\lambda_{Cu}$	238 W m <sup>-1</sup> K <sup>-1</sup>
Specific heat of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> [19]	$c_{pGa_2O_3}$	560 J K <sup>-1</sup> kg <sup>-1</sup>
Specific heat of Cu [17]	$c_{pCu}$	385 J K <sup>-1</sup> kg <sup>-1</sup>
Specific heat of Sintered Ag [18]	$c_{pCu}$	233 J K <sup>-1</sup> kg <sup>-1</sup>
Density of $\beta$ -Ga <sub>2</sub> O <sub>3</sub> [1]	$\rho_{Cu}$	5950 kg m <sup>-3</sup>
Density of Cu [17]	$\rho_{Cu}$	8960 kg m <sup>-3</sup>
Density of Sintered Ag [18]	$\rho_{Cu}$	8580 kg m <sup>-3</sup>
Chip thickness (arbitrary)	$t_{chip}$	100 or 400 $\mu$ m
Baseplate thickness (arbitrary)	$t_{base}$	1 mm
Chip area (arbitrary)	$S$	25 mm <sup>2</sup>
Ambient temperature (arbitrary)	$T_A$	300 K

For the sake of simplicity, the baseplates and the chip are considered to have the same surface area, so heat spreading effects can be neglected (1-D heat propagation condition). In this case, the chip and baseplates can be subdivided in a series of thermal resistance ( $R_{Th}$ ) and capacitance ( $C_{Th}$ ) cells:

$$R_{Th_a} = \frac{t_a}{N_a \lambda_b S} \quad (3)$$

$$C_{Th_a} = \frac{t_a}{N_a} S \rho_b C_{p_b} \quad (4)$$

where subscript  $a$  stands for either the baseplate or the chip, and subscript  $b$  for the corresponding material ( $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, Ag or Cu),  $t_a$  is the thickness of the element and  $N_a$  the number of subdivisions.  $\lambda_b$  the thermal conductivity the corresponding material,  $\rho_b$  its density and  $C_{p_b}$  its specific heat.  $S$  is the chip surface area. The numerical values of these parameters are listed in Tab. I.

In combination the two cooling configuration, two chip thicknesses are considered: 100 and 400  $\mu$ m, to investigate the effect of the semiconductor thickness on the surge current behavior. The model from Fig. 4 has been simulated using LTSpice.

Finally, the model from Fig. 4 is also simulated considering SiC instead of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, using the model parameters for a SiC Schottky diode presented in [10]. For the sake of comparison, both  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and SiC diodes are supposed to have a surface area of 0.25 cm<sup>2</sup> and a nominal resistance ( $R_{300}$ ) of 8 m $\Omega$ . The main difference is the temperature sensitivity of the resistance ( $\alpha$ ), which was found to be 2.95 for the SiC diode investigated in [10], while it is considered to be 1.8 for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> in the present article.

#### IV. SIMULATION RESULTS

A transient simulation (Fig.6) shows the calculated temperature rise for a 200 A peak current pulse. This value is chosen as it causes a very high temperature elevation for the 400  $\mu$ m-thick chip in backside cooling configuration. It




Fig. 6. Temperature transient during a current surge (72 A), for the 4 configuration considered (single or double-side cooling, 100 or 400  $\mu$ m-thick chip).




Fig. 7. Temperature transient during a current surge (200 A peak), as a function of the instantaneous forward voltage drop for the 4 configuration considered (single or double-side cooling, 100 or 400  $\mu$ m-thick chip).

can be seen that while the temperature only rises moderately for both junction-cooled cases, it increases much more for the backside-cooled cases. For the backside-cooled, 100  $\mu$ m-thick chip, the maximum temperature exceeds 300  $^{\circ}$ C, while it exceeds 1000  $^{\circ}$ C for the backside-cooled, 400  $\mu$ m-thick chip. This confirms that because of the poor thermal conductivity of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>, heat conduction through the chip is limited. Both junction-cooled cases exhibit similar temperature rises, indicating that most of the heat is evacuated through the baseplate, so chip thickness has little influence.

The same data are plotted in Fig. 7, this time as a function of the forward voltage rather than time. Such representation highlights the effects of the increase in forward voltage drop (as the diode heats up) on the power dissipation. As temperature




Fig. 8. Temperature transient during a current surge (200 A peak), as a function of the instantaneous forward voltage drop for 400  $\mu$ m-thick chips with single or double-side cooling, and considering  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> or SiC semiconductor material.

increases, so does the forward voltage drop, due to the increase in dynamic resistance, as described by (2). As a result, the power dissipation (the product of forward current and voltage) also increases, causing the temperature to rise further. The rightmost graphs in Fig. 7, which correspond to the backside-cooled cases, illustrate this positive feedback: while the current pulse is identical in all cases, the resulting forward voltage is noticeably different (7 V max. for the 100  $\mu$ m-thick chip vs. >12 V max. for the 400  $\mu$ m-thick chip). This means that the elevated junction temperature reached in the backside-cooled, 400  $\mu$ m-thick chip case (>1000 °C) is the result of both the higher thermal resistance of the thicker chip and of the higher power dissipation due to the positive temperature coefficient of the forward voltage drop.

Regarding the comparison between SiC and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diodes, the results are summarized in Fig. 8, for 400  $\mu$ m-thick chips and a surge current of 200 A. Contrarily to the backside-cooled  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diode (top right graph), the SiC diode can sustain the surge event with little temperature rise, even with backside-cooling (bottom graphs). This is due to the much better thermal conductivity of SiC (390 W m<sup>-1</sup> K<sup>-1</sup>, as opposed to 14 W m<sup>-1</sup> K<sup>-1</sup> for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>). When considering junction-cooling (leftmost graphs in Fig. 8), both the SiC and the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diodes show very similar behavior, with only small temperature rise (a few tens of degree Celsius), as most of the dissipated heat can be absorbed by the chip attach and baseplate.

A more complete comparison between the behavior of SiC and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diodes is given in Fig. 9. For both materials, backside- and junction-cooled diodes are simulated, considering surge current values ranging from 1 to 500 A. In all cases, the chips are considered to be 400  $\mu$ m-thick and 25 mm<sup>2</sup> in surface. As expected, backside-cooled chips have the lower surge current capability, and their junction temperature is




Fig. 9. Maximum temperature reached during a surge event as a function of the peak current, for 400  $\mu$ m-thick SiC and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diodes.

found to exceed 600 °C above 175 and 300 A for SiC and  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> respectively. Junction-cooled diodes have a higher capability, at 400 and 500 A.

Moreover, it can be seen that the temperature of the junction-cooled  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diode (orange line in Fig. 9) is lower than that of its SiC counterpart for peak currents above 300 A. This is because of the lower  $\alpha$  value of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> in eq. 2 compared to SiC (1.8 vs. 2.95): the on-state resistance of the SiC diode increases faster with the temperature, causing the SiC diode to enter thermal run-away sooner. As can be seen in Fig. 9, the slope of the blue curve (junction-cooled, SiC diode) becomes vertical at a peak current of 400 A. This means that any small increase in peak current results in a dramatic increase in junction temperature, and corresponds to thermal runaway condition. On the contrary, even though its temperature becomes very high (600 °C for a peak current of 500 A), the junction-cooled  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diode (orange line in Fig. 9) has not reached thermal runaway yet.

## V. CONCLUSION

The poor thermal conductivity of the material has a strong effect on the current carrying capability of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diodes in a conventional packaging. This is especially true regarding surge current reliability, when the diodes have to sustain a transient increase in current.

Reducing the chip thickness from 400  $\mu$ m down to 100  $\mu$ m would reduce the thermal resistance of the chip, albeit not enough to achieve a surge current capability comparable to that of a SiC diode with the same chip size.

“Flipping” the chip, so that its junction would be in direct contact with the copper baseplate is found to be a much more efficient solution, as this removes the thermal resistance of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> chip entirely. For a peak surge current of 200 A (800 A cm<sup>-2</sup>), the behaviors of the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> and the SiC diodes are found to be very comparable. For higher peak surge current (above 300 A, or 1200 A cm<sup>-2</sup>), however, the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>

diode exhibits a lower temperature rise and a much more stable behavior: while the SiC diode enter thermal-runaway above 400 A, no such phenomenon is observed for the  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> diode. This can be explained by the lower temperature dependency of the on-state resistance ( $\alpha$ ) of  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> as compared to SiC. Note that in this article we considered a high value for  $\alpha$  (1.8, see Fig. 3). Lower values would result in an even greater advantage for  $\beta$ -Ga<sub>2</sub>O<sub>3</sub>.

It can be concluded that the poor thermal conductivity of GaO is partly balanced by its low sensitivity to temperature.  $\beta$ -Ga<sub>2</sub>O<sub>3</sub> can be used to build robust devices, with performances comparable to or exceeding those of SiC. However, this requires to change the way the devices are packaged, to provide cooling closer to the heat-dissipating area. Experimental investigations are ongoing to validate this conclusion.

#### REFERENCES

- [1] S. Stepanov, V. Nikolaev, V. Bougrov, and A. Romanov, "Gallium oxide: Properties and applica 498 a review," *Rev. Adv. Mater. Sci.*, vol. 44, pp. 63–86, 2016.
- [2] M. Higashiwaki, K. Sasaki, H. Murakami, Y. Kumagai, A. Koukitu, A. Kuramata, T. Masui, and S. Yamakoshi, "Recent progress in ga2o3power devices," *Semiconductor Science and Technology*, vol. 31, no. 3, p. 034001, jan 2016. [Online]. Available: <https://doi.org/10.1088/002268-1242/31/3/034001>
- [3] N. Allen, M. Xiao, X. Yan, K. Sasaki, M. J. Tadjer, J. Ma, R. Zhang, H. Wang, and Y. Zhang, "Vertical Ga<sub>2</sub>O<sub>3</sub> Schottky Barrier Diodes with Small-Angle Beveled Field Plates: A Baliga's Figure-of-Merit of 0.6 GW/cm<sup>2</sup>," *IEEE Electron Device Letters*, vol. 40, no. 9, pp. 1399–1402, Sep. 2019.
- [4] J. D. Blevins, K. Stevens, A. Lindsey, G. Foundos, and L. Sande, "Development of Large Diameter Semi-Insulating Gallium Oxide (Ga<sub>2</sub>O<sub>3</sub>) substrates," *IEEE Transactions on Semiconductor Manufacturing*, vol. 32, no. 4, pp. 466–472, Nov 2019.
- [5] Z. Guo, A. Verma, X. Wu, F. Sun, A. Hickman, T. Masui, A. Kuramata, M. Higashiwaki, D. Jena, and T. Luo, "Anisotropic thermal conductivity in single crystal  $\beta$ -gallium oxide," *Applied Physics Letters*, vol. 106, no. 11, p. 111909, 2015. [Online]. Available: <https://doi.org/10.1063/1.4916078>
- [6] L. Boteler, A. Lelis, M. Berman, and M. Fish, "Thermal Conductivity of Power Semiconductors—When Does It Matter?" in *Proceedings on the 7<sup>th</sup> IEEE Workshop on Wide Bandgap Power Devices and Applications (WiPDA)*, 2019.
- [7] JEDEC, "Silicon Rectifier Diodes," Jecdec solid state technology association, Tech. Rep., 2000.
- [8] V. Banu, P. Godignon, X. Jordà, M. Alexandru, and J. Millàn, "SiC Schottky Diode surge current analysis and application design using behavioral SPICE models," in *CAS 2012 (International Semiconductor Conference)*, vol. 2, Oct 2012, pp. 359–362.
- [9] V. Banu, P. Godignon, X. Jordà, X. Perpiñà, and J. Millàn, "Remarkable Increase in Surge Current Capability of SiC Schottky Diodes Using Press Pack Contacts," *Material Science Forum*, vol. 740 – 742, pp. 873 – 876, 2013.
- [10] C. Buttay, C. Raynaud, H. Morel, G. Civrac, M.-L. Locatelli, and F. Morel, "Thermal Stability of Silicon Carbide Power Diodes," *IEEE Transactions on Electron Devices*, vol. 59, no. 3, pp. 761–769, 2012. [Online]. Available: <https://hal.archives-ouvertes.fr/hal-00672440>
- [11] X. Yan, I. S. Esqueda, J. Ma, J. Tice, and H. Wang, "High breakdown electric field in  $\beta$ -ga2o3/graphene vertical barristor heterostructure," *Applied Physics Letters*, vol. 112, no. 3, p. 032101, 2018.
- [12] S. M. Sze and K. K. Ng, *Physics of semiconductor devices*. John Wiley & Sons, Ltd, 2006. [Online]. Available: <https://onlinelibrary.wiley.com/doi/abs/10.1002/9780470068328>
- [13] K. Sheng, "Maximum Junction Temperatures of SiC Power Devices," *IEEE Transactions on Electron Devices*, vol. 56, no. 2, pp. 337–342, Feb. 2009. [Online]. Available: <https://ieeexplore.ieee.org/abstract/document/4752775>
- [14] S. Pearton, J. Yang, P. H. Cary IV, F. Ren, J. Kim, M. J. Tadjer, and M. A. Mastro, "A review of ga2o3 materials, processing, and devices," *Applied Physics Reviews*, vol. 5, no. 1, p. 011301, 2018.
- [15] A. Parisini and R. Fornari, "Analysis of the scattering mechanisms controlling electron mobility in  $\beta$ -ga2o3 crystals," *Semiconductor Science and Technology*, vol. 31, no. 3, p. 035023, 2016.
- [16] A. T. Neal, S. Mou, R. Lopez, J. V. Li, D. B. Thomson, K. D. Chabak, and G. H. Jessen, "Incomplete ionization of a 110 mev unintentional donor in  $\beta$ -ga 2 o 3 and its effect on power devices," *Scientific reports*, vol. 7, no. 1, p. 13218, 2017.
- [17] T. Wetzel and P. v. Boeckh, *Heat Transfer: Basics and Practice*. Springer, 2012.
- [18] J. G. Bai, Z. Z. Zhang, J. N. Calata, and G. . Lu, "Low-temperature sintered nanoscale silver as a novel semiconductor device-metallized substrate interconnect material," *IEEE Transactions on Components and Packaging Technologies*, vol. 29, no. 3, pp. 589–593, Sept 2006.
- [19] Z. Galazka, K. Irmscher, R. Uecker, R. Bertram, M. Pietsch, A. Kwasniewski, M. Naumann, T. Schulz, R. Schewski, D. Klimm, and M. Bickermann, "On the bulk  $\beta$ -ga2o3 single crystals grown by the czochralski method," *Journal of Crystal Growth*, vol. 404, pp. 184 – 191, 2014. [Online]. Available: <http://www.sciencedirect.com/science/article/pii/S0022024814005193>