

A broadband active microwave monolithically integrated circuit balun in graphene technology

Dalal Fadil, Vikram Passi, Wei Wei, Soukaina Ben Salk, Di Zhou, Wlodek Strupinski, Max C Lemme, Thomas Zimmer, Emiliano Pallecchi, Henri Happy, et al.

▶ To cite this version:

Dalal Fadil, Vikram Passi, Wei Wei, Soukaina Ben Salk, Di Zhou, et al.. A broadband active microwave monolithically integrated circuit balun in graphene technology. Applied Sciences, 2020, 10 (6), pp.2183. 10.3390/app10062183 . hal-02884085

HAL Id: hal-02884085 https://hal.science/hal-02884085

Submitted on 24 Aug 2020 $\,$

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



Distributed under a Creative Commons Attribution 4.0 International License

1 Communication

A broadband active microwave monolithically integrated circuit balun in graphene technology

Dalal Fadil ¹, V. Passi ², Wei Wei ¹, Soukaina Ben-Salk ¹, Di Zhou ¹, Wlodek Strupinski ³, M. Lemme ², Thomas Zimmer ⁴, Emiliano Pallecchi ¹, Henri Happy ¹, Sebastien Fregonese ⁴,^{*}

- 6 ¹ University of Lille IEMN CNRS UMR8520, Avenue Poincaré, CS 60069, 59652 Villeneuve d'Ascq,
 7 France
- 8 ² Faculty of Electrical Engineering and Information Technology, RWTH Aachen University, Otto 9 Blumenthal- Str. 25, 52074 Aachen, Germany
- 10 ³ Institute of Electronic Materials Technology, Wolcsynska 133, 01-919 Warsaw, Poland
- 11 4 IMS Laboratory, CNRS UMR 5218, Université Bordeaux 1, Talence, France
- 12 * Correspondence: sebastien.fregonese@ims-bordeaux.fr
- 13 Received: date; Accepted: date; Published: date

14 Abstract: This paper presents the first graphene radiofrequency (RF) monolithic integrated balun 15 circuit. It is composed of four integrated graphene field effect transistors (FETs). This innovative 16 active balun concept takes advantage of the GFET ambipolar behavior. It is realized using bilayer 17 epitaxial graphene on advanced silicon carbide (SiC) based GFET technology having RF 18 performances of about 20GHz. Balun circuit measurement demonstrates its high frequency 19 capability. An upper limit of 6 GHz has been achieved when considering a phase difference lower 20 than 10° and a magnitude of amplitude imbalance less than 0.5dB. Hence, this circuit topology 21 shows excellent performances with large broadband performances and a functionality up to one 22 third of the transit frequency of the transistor.

- 23 **Keywords:** graphene, microwave. MMIC, integrated circuits, active balun, 2D materials.
- 24

25 1. Introduction

26 Research in graphene electronics has been extensively directed to the development of RF 27 transistors [1–9]. Transistors are the basic building blocks of integrated circuits; they determine their 28 maximal operational frequencies and overall performances. Some RF and millimeter wave circuits 29 based on graphene transistors have been reported with for example, a low noise amplifier (LNA) and 30 a mixer working around 10 to 20GHz [10], ring oscillator [11,12], graphene radio frequency receiver 31 integrated circuit [13] and a 200GHz integrated resistive subharmonic mixer based on a single 32 chemical vapour deposition (CVD) G-FET [2]. One of the key concepts for circuit design at very high 33 frequency is the use of differential electronic signals [14]. From a circuit design point of view, the 34 differential topologies have very interesting properties, such as providing immunity to common 35 mode noise couplings and crosstalk through the substrate and supply rails. In addition, at millimeter-36 wave frequencies, the differential topologies alleviate the negative impact of the bonding wire 37 inductance or the flip-chip bump inductance on the gain, the output power, and the stability of 38 amplifiers [14].

To take advantage of the differential topology concept, the device that is required is the balun or splitter circuit that transform the single-ended signals (unbalanced) into the differential signals (balanced) and vice versa. Thus, the balun is a device that consists of an unbalanced single-ended input port and two balanced output ports. The main figure of merit (FOM) of the balun are the phase error and the amplitude difference between the output balanced ports. Finally, specifically for the active balun, the gain is also an important FOM. In [15], we proposed two balun architectures based on Graphene FET specificities. The basic working principle of these circuits cell were demonstrated but this demonstration was limited to very low frequencies (<10MHz). The circuit was tested by adding external elements such as lumped resistors, basic coaxial cables and DC probes; thus preventing the evaluation of the high frequency figures of merit (FOM) of the circuit cell.</p>

In this paper and for the first time, we have designed and fabricated a RF monolithic integrated balun circuit using a SiC bilayer graphene FET technology. Our MMIC balun consists of four transistors, two of them split the single ended signal in to two differential signals, the other two acts as active loads, their role is to ensure optimal biasing of the other two transistors.

53 The SiC substrate is well suited for high-frequency applications: it is highly insulating ensuring 54 low ohmic losses at high-frequency and has high thermal conductivity, that is advantageous for 55 thermal management. Here we choose graphene bilayer graphene grown by CVD since this 56 technique produce wafer scale graphene with uniform coverage of the substrate, and is generally 57 more homogenous than single layer. First part of the paper describes the technology used and 58 presents transistor performances. Second, the balun topology and layout is presented together with 59 the measurement results. Finally, the FOM of the GFET balun is benchmarked and compared to the 60 state of the art conventional baluns designed in Silicon, GaAs and GaN technologies.

61 2. Materials and Methods

62 2.1. Graphene growth and properties

63

64 Epitaxial graphene has been grown by chemical vapor deposition (CVD) on 500µm thick and 65 high resistivity 6H-SiC (0001) substrate. Commercial horizontal CVD hot wall Aixtron VP508 reactor 66 with RF generator for heating is used. Before the growth, in-situ etching of the SiC surface was carried 67 out in hydrogen atmosphere at 1600°C and chamber pressure of 100 mbar. The epitaxial carbon films 68 were deposited using propane gas as carbon precursor. The method used is based on high 69 temperature and low argon pressure CVD by creating dynamic conditions of the laminar flow of 70 argon which protect the SiC substrate against Si sublimation and enable mass transport of propane 71 to the SiC surface, thus realizing graphene epitaxy as reported in [16–18]. Besides the large-scale 72 fabrication, the main advantage of CVD on SiC is to avoid the transfer from copper and improve 73 electronic properties of the material by using hydrogen intercalation as reported by Ciuk et al. [18]. 74 One of the advantages of the bilayer graphene on SiC substrate is to overcome the lack of the band gap besides 75 to other possibilities reported in the literature such as introducing defects, doping, strain and chemical bounding 76 with substrate [Zhou2007-Xu2018]. Furthermore, the bilayer graphene field effect transistors GFET on SiC has 77 demonstrated better performances than monolayer GFET [He2016].

The growth process was followed by in-situ hydrogen intercalation at 1000°C in 900mbar Ar atmosphere. The growth parameters are optimized to achieve a bilayer graphene. The initial carrier density and the mobility was extracted from non-contact Terahertz spectroscopic measurement and estimated around +8.3x10¹²cm-2 and 850cm².V-1s-1 respectively [19].

Raman spectroscopy was performed using the HORIBA Jobin-Yvon lab system at a laser
 wavelength of 473 nm, using 1 μm laser spot size and filters to deliver power less than 0.1 mW and
 x100 objective lens to measure different position of the sample.

- 85 2.2. *Circuit fabrication*
- 86


87 Monolithically integrated balun circuits containing four graphene field effect transistors each 88 were fabricated on a 15x15mm² SiC wafer. First, we define the alignment marks. Then we etch the 89 graphene channel and holes in the contacts region for improving contact resistance, as reported 90 previously [20,21]. The source and drain contacts are obtained by the e-beam followed by lift-off

- 91 process after evaporating 1.5nm of nickel and 30nm of gold. Here the 1.5nm thin layer of nickel is 92 used to improve the metal adhesion on the surface. Then, dual T-gate with gate length (Lg) were 93 defined by e-beam using a three layers poly-meta-methacrylate resist. After, the development of these 94 multilayers' resists, the gate oxide is obtained by depositing four times 2 nm of evaporated 95 aluminum, following by oxidation in ambient air during 24 hours. Finally, the coplanar access and 96 interconnections between transistors are fabricated (Ni/Au 50nm/300nm). The fabricated circuits is
- 97 presented in figure 2.

98 3. Results

We first discuss the graphene materials used in this work. In Figure 1a presents the atomic force microscopy (AFM) image of $60 \times 60 \ \mu\text{m}^2$ graphene surface on SiC. It shows the presence of SiC steps which are several tens of μm wide. Two typical Raman spectra measured on the sample are illustrated on figure 1b, after subtraction of the Raman signal coming from the SiC. The G and 2D peaks, a characteristic feature of graphene, are clearly visible (with G peak at 1596 and 1592 cm-1) [22]. The D peak intensity is either not detected or much smaller than our G peak, indicating that disorder or defects are absent or very present in very small mount [23]. The widths of 2D peak and the low value

- 106 of the radio I2D/IG < 1 indicates that the graphene is mainly a bilayer.
- 107




108

Figure 1. (a) 60 x 60 μm² AFM image of the graphene on SiC which we used for balun circuits (b) Two
 representative Raman spectra of our graphene, the SiC background Raman signal has been subtracted.

111 5.1. Circuit description

112 The GFET-Balun is realized using two active GFET transistors (T1 and T2) where the sources are 113 connected together and two loads (transistors TaL1 and TAL2) are tied to the drains of T1 and T2, and 114 connected to the power supplies VDD and VSS, respectively (see figure 2b). In comparison to [15], 115 lumped resistors are replaced by integrated active loads using transistors where the gate is connected 116 to the source. The input signal is applied to the gates of T1 and T2 (both gates are connected together). 117 The gate-source voltage of the graphene transistors is hence equal to VGS0 + Vac, where VGS0 is the 118 DC-offset voltage used for accurately setting the quiescent point. The balanced output signals are 119 measured at the drains. The circuit has been simulated with the compact model described in [24,25] 120 and also applying a mixed SPICE and electromagnetic simulation through ADS-Momentum. In the 121 previous graphene simulated circuit [25] and considering the former available technology developed 122 at University of Lille [15], circuit shows performances in the GHz range with a difference of phase 123 lower than 10° up to 1.2GHz.

124



125


Figure 2. Schematic circuit diagram of the balun and photography of the balun highlighting its layout.
 Chip size is 0.19mm².

128 5.2. GFET description

129 The transistor channel is composed mainly of a bilayer graphene. The gate length is about 240 130 nm. A top gate is used with an insulator thickness of about 15 nm made of Al2O3. The width of each 131 device 24 µm. The DC ID-VGS and its associated transconductance characteristics of a GFET, as well 132 as the AC- characteristics were measured on a transistor situated at close proximity of the balun for 133 minimal dispersion. The influence of the pads has been removed through appropriated test-134 structures and de-embedding. Maximum transconductance is about 5mS. The gate-source 135 capacitance CGS is about 26fF while the gate-drain capacitance CGD is about 8fF. The device is 136 characterized by a cut-off frequency of 19GHz and a maximum oscillation frequency of 6GHz.

137 5.3. Balun circuit characterization

First functionality tests have been performed thanks to time domain measurement using a RF
source set at 100MHz and -10dBm. One single RF probes is used at the input while a differential
probe is used at the output.



141

142Figure 3. (a) Photography of the balun under measurement condition. (b) Oscilloscope measurement143when applying a sinusoidal input voltage with an amplitude of 32mV at the input (channel D) and144sensing the two outputs (channel B and C).

145Two other RF probes are used for convenience to apply the DC bias. +2V and -2V are respectively146applied on VDD and VSS. Also, 2V is applied on the input thanks to a bias tee. A photography of the147balun under measurement conditions is shown in figure 3a.

Scope measurements are presented in Fig. 3b highlighting the functionality of the circuit with 149 180° phase shift between the two outputs. In that first measurement setup, the measurement is not 150 calibrated and does not allow high frequency measurement. That's the reason why a 4 port PNAX 151 vector network analyzer (VNA) is used in the following part to obtain calibrated data at the probe 152 level. In order to perform the differential measurement with the VNA, the intermediate frequency is 153 set to 100Hz and the input power is fixed to -10dBm.

154






Figure 4. Three port S parameters measurement up to 20 GHz using a PNAX: (a) phase differencebetween the two outputs; (b) amplitude balance between the two outputs.

158 The setup is calibrated using a calibration kit dedicated to differential probes. Measurements 159 reveals that the two outputs signal have a phase difference of 180° up to the GHz range (see Fig. 4a). 160 This difference decreases to 170° at 6GHz. The output signals are attenuated of about 20dB with an 161 amplitude imbalance lower than 0.5dB below 6GHz (see Fig. 4b). The bias current is 40 mA giving a 162 power consumption of 160mW. The strong attenuation of 20 dB is directly correlated to the 163 transistors' performances and especially to the high output conductance gDS, a specific weakness of 164 graphene devices. Also, the power consumption can be optimized by reducing gate width to obtain 165 the optimal tradeoff between power consumption and output impedance of the balun. 166

167 6. Discussion

168 6.1. Comparison with state of the art

169 Finally, the balun circuit is compared to the state of the art of active baluns made with different 170 technologies such as silicon [26], SiGe [27], GaAs [28] and GaN [29]. These publications are chosen to 171 have a similar technology gate length than the graphene technology used in this paper ranging from 172 0.18 to 0.5µm. The transit frequencies of these technologies are also in the same range spanning from 173 about 20 and up to 40GHz. Moreover, the baluns are designed for broadband applications and below 174 16GHz. The graphene balun presented in this work have comparable performance in terms of phase 175 difference and amplitude balance compared to the industrial technology despites its low maturity. 176 As mentioned early, the major drawback is due to the losses in the graphene balun which is 177 intrinsically correlated to the transistor performances and not to the circuit topology itself. 178

- 179
- 180

Table 1. Broad-band active balun state of the art, FBW=frequency bandwidth

	Technology	Phase difference	Amplitude balance	Loss/Gain	IC Area mm ²
This work	Graphene 300nm fT=19 GHz	<10° FBW< 6GHz	<0.5dB	-20dB	0.16
[29]	GaN, 0.25µm (high power) typical fT=25 GHz	<10° FBW:2.4-6 GHz	<0.4dB	+7.4dB	
[26]	Si, 0.18µm	<3° FBW< 8GHz	2dB at 8 GHz	-	0.38
[28]	0.5μm GaAs fT=35 GHz fMAX=70 GHz [30]	<8° FBW:1-16 GHz-	1 dB FBW 1-16 GHz-	-1 to 2 dB	0.36
[27]	SiGe (0.8µm) fT=35 GHz	<0.9° FBW:0.6- 4.1	0.1dB FBW:0.6- 4.1	7 to 10 dB	1.44

181 7. Conclusion

182 A graphene-based broadband balun monolithically integrated circuit working up to 6GHz has 183 based on SiC graphene bilayer technology has been demonstrated. The circuit contains four 184 individual transistors. The graphene-based balun performances are compared to state of the art 185 baluns on semiconducting technologies having similar RF-characteristics. This comparison 186 accounts for frequency bandwidth, phase difference, amplitude balance and die area. Comparable 187 performances are achieved except of gain. The circuit performances are intrinsically correlated to the 188 transistor performances. For the graphene-based topology, the circuit works up to one third of the 189 transistor's transit frequency which is suitable for the new 5G NR sub-6 standard.

The balun concept based on the ambipolar behavior of the GFET that has been demonstrated in
this paper may be replicated on other promising materials such as TMDs materials, carbon nanotube
FETs or other ambipolar FETs.

Acknowledgments: The IEMN team thanks the EU Horizon2020 research and innovation programe (Graphene
 Flagship – Graphene Core2 785219) for financial supports. This work was partially supported by the French
 RENATECH network

196

197 References

198

Fadil, D.; Wei, W.; Deng, M.; Fregonese, S.; Strupinski, W.; Pallecchi, E.; Happy, H. 2D-Graphene Epitaxy on SiC
 for RF Application: Fabrication, Electrical Characterization and Noise Performance. In Proceedings of the 2018
 IEEE/MTT-S International Microwave Symposium - IMS; 2018; pp. 228–231.

202 [2] D. Fadil *et al.*, « 2D RF Electronics: from devices to circuits - challenges and applications », in 2018 76th Device
 203 *Research Conference (DRC)*, 2018, p. 1-2.

204

205

206

207

208

3.

4.

Sang, L.; Xu, Y.; Wu, Y.; Chen, R. Device and Compact Circuit-Level Modeling of Graphene Field-Effect
Transistors for RF and Microwave Applications. IEEE Transactions on Circuits and Systems I: Regular Papers 2018,
<i>65</i> , 2559–2570.
Wang, Z.; Zhang, Q.; Wei, Z.; Peng, P.; Tian, Z.; Ren, L.; Zhang, X.; Huang, R.; Wen, J.; Fu, Y. Stability of radio-
frequency graphene field-effect transistors in ambient. J. Phys. D: Appl. Phys. 2018, 52, 055101.
Pandey, H.; Shaygan, M.; Sawallich, S.; Kataria, S.; Wang, Z.; Noculak, A.; Otto, M.; Nagel, M.; Negra, R.;

- 209 5. Pandey, H.; Shaygan, M.; Sawallich, S.; Kataria, S.; Wang, Z.; N egra, R.; 210 Neumaier, D.; et al. All CVD Boron Nitride Encapsulated Graphene FETs With CMOS Compatible Metal Edge 211 Contacts. IEEE Transactions on Electron Devices 2018, 65, 4129-4134.
- 212 6. Das, T.; Sharma, B.K.; Katiyar, A.K.; Ahn, J.-H. Graphene-based flexible and wearable electronics. J. Semicond. 213 2018, 39, 011007.
- 214 7. Yang, W.; Berthou, S.; Lu, X.; Wilmart, Q.; Denis, A.; Rosticher, M.; Taniguchi, T.; Watanabe, K.; Fève, G.; Berroir, 215 J.-M.; et al. A graphene Zener-Klein transistor cooled by a hyperbolic substrate. Nature Nanotechnology 2018, 13, 216 47-52.
- 217 8. Wei, W.; Pallecchi, E.; Haque, S.; Borini, S.; Avramovic, V.; Centeno, A.; Amaia, Z.; Happy, H. Mechanically robust 218 39 GHz cut-off frequency graphene field effect transistors on flexible substrates. Nanoscale 2016, 8, 14097–14103.
- 219 9. Montanaro, A.; Wei, W.; De Fazio, D.; Sassi, U.; Soavi, G.; Ferrari, A.C.; Happy, H.; Legagneux, P.; Pallecchi, E. 220 Optoelectronic mixing with high frequency graphene transistors. arXiv:1905.09967 [physics] 2019.
- 221 10. Yeh, C.-H.; Lain, Y.-W.; Chiu, Y.-C.; Liao, C.-H.; Moyano, D.R.; Hsu, S.S.H.; Chiu, P.-W. Gigahertz Flexible 222 Graphene Transistors for Microwave Integrated Circuits. ACS Nano 2014, 8, 7663-7670.
- 223 11. Schall, D.; Otto, M.; Neumaier, D.; Kurz, H. Integrated Ring Oscillators based on high-performance Graphene 224 Inverters. Scientific Reports 2013, 3.
- 225 12. Guerriero, E.; Polloni, L.; Bianchi, M.; Behnam, A.; Carrion, E.; Rizzi, L.G.; Pop, E.; Sordan, R. Gigahertz Integrated 226 Graphene Ring Oscillators. ACS Nano 2013, 7, 5588-5594.
- 227 13. Han, S.-J.; Garcia, A.V.; Oida, S.; Jenkins, K.A.; Haensch, W. Graphene radio frequency receiver integrated circuit. 228 Nature Communications 2014, 5, 3086.
- 229 14. Voinigescu, S. High-Frequency Integrated Circuits by Available online: https://www.biblio.com/high-frequency-230 integrated-by-voinigescu-sorin/work/3673096 (accessed on Mar 20, 2019).
- 231 Zimmer, T.; Frégonèse, S. Graphene Transistor-Based Active Balun Architectures. IEEE Transactions on Electron 15. 232 Devices 2015, 62, 3079-3083.
- 233 16. Strupinski, W.; Grodecki, K.; Wysmolek, A.; Stepniewski, R.; Szkopek, T.; Gaskell, P.E.; Grüneis, A.; Haberer, D.; 234 Bozek, R.; Krupka, J.; et al. Graphene Epitaxy by Chemical Vapor Deposition on SiC. Nano Lett. 2011, 11, 1786-235 1791.
- 236 17. Ciuk, T.; Cakmakyapan, S.; Ozbay, E.; Caban, P.; Grodecki, K.; Krajewska, A.; Pasternak, I.; Szmidt, J.; Strupinski, 237 W. Step-edge-induced resistance anisotropy in quasi-free-standing bilayer chemical vapor deposition graphene on 238 SiC. Journal of Applied Physics 2014, 116, 123708.
- 239 18. Ciuk, T.; Caban, P.; Strupinski, W. Charge carrier concentration and offset voltage in quasi-free-standing monolayer 240 chemical vapor deposition graphene on SiC. Carbon 2016, 101.
- 241 19. Buron, J.D.; Pizzocchero, F.; Jepsen, P.U.; Petersen, D.H.; Caridad, J.M.; Jessen, B.S.; Booth, T.J.; Bøggild, P. 242 Graphene mobility mapping. Scientific Reports 2015, 5, 12305.
- 243 20. Passi, V.; Gahoi, A.; Ruhkopf, J.; Kataria, S.; Vaurette, F.; Pallecchi, E.; Happy, H.; Lemme, M.C. Contact resistance 244 Study of "edge-contacted" metal-graphene interfaces. In Proceedings of the 2016 46th European Solid-State Device 245 Research Conference (ESSDERC); 2016; pp. 236-239.

246	21.	Anzi, L.; Mansouri, A.; Pedrinazzi, P.; Guerriero, E.; Fiocco, M.; Pesquera, A.; Centeno, A.; Zurutuza, A.; Behnam,
247		A.; Carrion, E.A.; et al. Ultra-low contact resistance in graphene devices at the Dirac point. 2D Mater. 2018, 5,
248		025014.
249	22.	Ferrari, A.C.; Meyer, J.C.; Scardaci, V.; Casiraghi, C.; Lazzeri, M.; Mauri, F.; Piscanec, S.; Jiang, D.; Novoselov,
250		K.S.; Roth, S.; et al. Raman Spectrum of Graphene and Graphene Layers. Physical Review Letters 2006, 97.
251	23.	Ferrari, A.C.; Robertson, J. Interpretation of Raman spectra of disordered and amorphous carbon. Physical Review
252		<i>B</i> 2000 , <i>61</i> , 14095–14107.
253	24.	Frégonèse, S.; Magallo, M.; Maneux, C.; Happy, H.; Zimmer, T. Scalable Electrical Compact Modeling for Graphene
254		FET Transistors. IEEE Transactions on Nanotechnology 2013, 12, 539–546.
255	25.	Aguirre-Morales, J.; Frégonèse, S.; Mukherjee, C.; Wei, W.; Happy, H.; Maneux, C.; Zimmer, T. A Large-Signal
256		Monolayer Graphene Field-Effect Transistor Compact Model for RF-Circuit Applications. IEEE Transactions on
257		Electron Devices 2017, 64, 4302–4309.
258	26.	Ta-Tao Hsu; Chien-Nan Kuo; ; Low power 8-GHz ultra-wideband active balun. In Proceedings of the Digest of
259		Papers. 2006 Topical Meeting on Silicon Monolithic Integrated Circuits in RF Systems; 2006; pp. 4 pp
260	27.	Tiiliharju, E.; Halonen, K.A.I. An active differential broad-band phase splitter for quadrature-modulator applications.
261		IEEE Transactions on Microwave Theory and Techniques 2005, 53, 679–686.
262	28.	Costantini, A.; Lawrence, B.; Mahon, S.; Harvey, J.; McCulloch, G.; Bessemoulin, A. Broadband Active and Passive
263		Balun Circuits: Functional Blocks for Modern Millimeter-Wave Radio Architectures. In Proceedings of the 2006
264		European Microwave Integrated Circuits Conference; 2006; pp. 421-424.
265	29.	Dupuy, V.; Kerhervé, E.; Deltimple, N.; Mallet-Guy, B.; Mancuso, Y.; Garrec, P. A 2.4GHz to 6GHz active balun
266		in GaN technology. In Proceedings of the 2013 IEEE 20th International Conference on Electronics, Circuits, and
267		Systems (ICECS); 2013; pp. 637-640.
268	30.	Chen, S.; Shen, C.; Weng, S.; Liu, Y.; Chang, H.; Wang, Y. Design of a DC-33 GHz cascode distributed amplifier
269		using dual-gate device in 0.5-µm GaAs E/D-mode HEMT process. In Proceedings of the 2013 Asia-Pacific
270		Microwave Conference Proceedings (APMC); 2013; pp. 728-730.
271		



© 2020 by the authors. Submitted for possible open access publication under the terms and conditions of the Creative Commons Attribution (CC BY) license (http://creativecommons.org/licenses/by/4.0/).

272

273