

## IOMMU protection against I/O attacks: A vulnerability and a proof-of-concept

Benoît Morgan, Eric Alata, Vincent Nicomette, Mohamed Kaâniche

#### ▶ To cite this version:

Benoît Morgan, Eric Alata, Vincent Nicomette, Mohamed Kaâniche. IOMMU protection against I/O attacks: A vulnerability and a proof-of-concept. Journal of the Brazilian Computer Society, 2018, 24, pp.Article number: 2. 10.1186/s13173-017-0066-7. hal-02877143

### HAL Id: hal-02877143 https://hal.science/hal-02877143v1

Submitted on 22 Jun 2020

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

#### **RESEARCH**

# IOMMU protection against I/O attacks: A vulnerability and a proof-of-concept

Benoît Morgan<sup>1,2\*</sup>, Éric Alata<sup>1,2</sup>, Vincent Nicomette<sup>1,2</sup> and Mohamed Kaâniche<sup>1</sup>

#### Abstract

I/O attacks have received increasing attention during the last decade. These attacks are performed by malicious peripherals that make read or write accesses to DRAM memory or to memory embedded in other peripherals, through DMA (Direct Memory Access) requests. Some protection mechanisms have been implemented in modern architectures to face these attacks. A typical example is the IOMMU (Input Output Memory Management Unit). However, such mechanisms may not be properly configured and used by the firmware and the operating system. This paper describes a design weakness that we discovered in the configuration of an IOMMU and a possible exploitation scenario that would allow a malicious peripheral to bypass the underlying protection mechanism. The exploitation scenario is implemented for Intel architectures, with a PCI Express peripheral FPGA, based on Intel specifications and Linux source code analysis. Finally, as a proof of concept, a Linux rootkit based on the attack presented in this paper is implemented.

**Keywords:** Security; IOMMU; Firmware; Linux; Vulnerability; Attack

#### 1 Introduction

Historically, early personal computers and their peripherals were mostly designed and built by the same company. The peripherals used to be much less complex than today (microcode, firmwares, etc.) and the processor manufacturers used to trust the peripherals. However, with the increasing demand for higher

performance levels and hardware services, more sophisticated architectures have emerged with multiple input/output communication channels. In particular, normalized communication buses have been specified to allow tier manufacturers to complement bare architectures with complex peripherals. Then, to relieve the host processor from performing certain data copies and operations, DMA cycles have been added to these external buses, allowing peripherals to perform read-/write accesses to other peripherals and RAM memory segments. These communication channels raise serious security concerns as they offer opportunities to attackers to corrupt the system and the hosted applications using some malicious peripherals. To cope with such attacks, also called I/O attacks, some hardware protection components, such as the IOMMU, have been included in modern computers.

In order to really take advantage of these security components, they have to be properly configured and activated by the firmware and the kernel at boot time. The security of the boot process is crucial, as weakness at this stage may lead to a serious security flaw, despite the reliable design of these components. To the best of our knowledge, the security of the boot process has not been thoroughly investigated in the literature. This paper focusses on the security analysis of the IOMMU activation process at boot time. In particular, it is shown, that even if this component has been introduced 10 years ago, some serious security concerns may be raised about its actual efficiency to prevent malicious I/O attacks. Briefly, this paper highlights a novel attack scenario that is related to the fact that the IOMMU configuration tables are initialized in a DRAM region which is **not protected from DMA** at startup. As a consequence, a malicious peripheral may modify these tables just before the activation of the IOMMU by the hardware. To illustrate the feasibility of this scenario, a proof-of-concept is implemented and presented in this paper.

A preliminary description of the vulnerabilities and the exploitation scenario of the IOMMU was presented in [1]. In this paper, more technical details are provided, in particular, regarding the related work, the description of the proof-of-concept, and the experi-

<sup>\*</sup>Correspondence: benoit.morgan@laas.fr

<sup>&</sup>lt;sup>1</sup>Laboratoire d'Analyse et d'Architecture des Systèmes (LAAS-CNRS), 7 avenue du Colonel Roche, 31400 Toulouse, France

<sup>&</sup>lt;sup>2</sup>INSA Toulouse, 135 avenue de Rangueil, 31400 Toulouse, France Full list of author information is available at the end of the article

Morgan et al. Page 2 of 10

ment carried out to illustrate the IOMMU vulnerability and its exploitation. The potential impact of the identified vulnerability and the main limitations are also discussed.

This paper is organized as follows. The next two Sections describe fundamental components of the architecture involved in the identified design weakness. Section 2 presents some basic technical background about PCI Express bus and communications that are used to perform DMA, while Section 3 presents the IOMMU component as well as some of its internals, that are necessary for the reader to understand the vulnerability and its potential exploitation. Section 4 briefly presents some examples of I/O attacks. Section 5 describes the vulnerability that we discovered in the configuration of the IOMMU and a scenario illustrating its possible exploitation. Section 7 proposes some countermeasures to cope with this vulnerability. Finally, Section 8 concludes and discusses future work.

#### 2 Technical background

This section presents basic background concepts related to the PCI Express bus and communications that are useful to understand the rest of the paper.


#### 2.1 PCI Express bus

Several bus specifications like Industry Standard Architecture or Peripheral Component Interconnect (PCI) have been implemented to support the communications between the CPU and the peripherals. Today, the PCI Express bus is used in most personal computers and servers. There are three main types of PCI Express devices. The root of the bus hierarchy, called the root complex, is connected to the CPU thanks to the host bridge and to first level PCI Express children devices. These devices can be endpoints (so-called peripherals in the paper) and bridges. A bridge connects two different logical bus domains with an upstream and a downstream port.

#### 2.2 Communications

Each PCI Express device is identified with a PCI logical bus, a device and a function identifier (id), noted bus:dev.fun. This identification is used to route PCI Express messages between devices.

The receiver of a message is either identified by its identifier or by an address. Thus, an address has two purposes. Either, it corresponds to an element in the main memory and the memory controller redirects the corresponding access to the DRAM or it corresponds to a register of another device and the memory controller redirects the corresponding access to the device. In the latter case, the registers of the device are said memory mapped. For instance, a memory read message




contains a destination address and a device requester id: the destination of the corresponding memory read completion (response) is the associated requester id. PCI Express messages are therefore routed by address or id. To route the messages correctly, the bridges are configured by the host to know which ids and memory ranges are responsible for downstream communications. Figure 1 illustrates the routing of a memory read message targetting address Oxffc from device 03:00.0 and its associated completion from the host bridge to the requester device.

At boot time, the devices are not yet configured and they do not know their own identifier. Indeed, the manufacturer does not know the bus on which the device will be plugged. However, when the firmware looks for all available devices (using the assembler instruction mov to read the PCI Express space mapped in memory), each memory access is processed by the host bridge. The host bridge then translates this access into a PCI Express configuration request which is routed to the corresponding bus. In particular, this request contains the identifier of the contacted device. If this device is available in the system, it receives this request and then knows its identifier. This step is important to allow a device to communicate.

PCI Express peripherals are able, through DMA requests, to access other peripheral memories and the main RAM, even in the kernel memory regions, without any control of the processor. This raises a major security concerns if the peripheral is controlled by an attacker. To mitigate this threat, Intel has integrated the IOMMU hardware component, to filter PCI Express messages. This component is presented in the next section.

Morgan et al. Page 3 of 10



#### 3 IOMMU internals - DMA Remapping

This section presents the services provided by the IOMMU and describes how it is configured.

#### 3.1 Peripherals address space Virtualization

IOMMUs are designed to virtualize the memory space and the interrupts of the peripherals. Memory virtualization is implemented in the so-called DMA Remapping units (DMAR) of the IOMMU. The DMAR has been designed to simplify address space association and coherency between the drivers and the hardware. Indeed, device drivers use a different address space than the peripherals because they process virtual addresses configured by the kernel. When it is necessary to pinpoint a specific location in the DRAM to configure DMA, the drivers have to translate virtual addresses to the physical address space used by the device. This operation increases the design complexity of device drivers and micro kernels/hypervisors. Using DMAR, the peripherals can share the same virtual address mappings as the drivers (at least for translation). As a consequence, the drivers can configure virtual addresses into peripheral DMA configuration registers. Furthermore, since DMAR has a two level address translation mechanism, the same strategy can even be used within virtual machines and pass-through drivers. Consequently, virtualized MMU mappings can be easily matched to IOMMU mappings by the hypervisors. The IOMMU also brings similar advantages as the MMU in the cores. It is for example possible to detect faulty devices accessing unmapped physical pages because of software or hardware bugs.

From the security point of view, the filtering feature of DMAR allows to immediately cope with the largest part of legacy I/O attacks, if properly configured. The next section introduces the basic concepts of DMAR configuration which are necessary to understand our attack.

#### 3.2 IOMMU configuration

An architecture can contain several IOMMUs, each one dedicated to a subset of buses (Figure 1). DMAR units translate and filter requests according to the protection domain assigned to the emitter device. A protection domain is defined by a set of translation policies. The process is divided into two phases. The first one identifies the protection domain assigned to the emitter device. This phase, called device to domain mapping, is conceptually similar to an address translation but instead, it associates PCI identifiers to address translation domains. In the second phase, called address translation, the addresses used by peripherals memory accesses are translated by DMAR, before crossing the host bridge (Figure 1). This translation is similar to the one carried out by the cores Memory Management Unit (MMU). Access controls are applicable in the two translation phases.

Each DMAR unit can be configured separately in a configuration page and a tree structure (Figure 2), the latter placed in DRAM. This configuration page contains the main control register called Global Command Register (GCMDR) which is designed to activate the translation mechanism thanks to the Translation Enable bit (TE) [2, section 10.4]. It also contains a pointer to the tree structures root (i.e. the root entry of the root table in the Figure 2), named the Root Table Address Register (RTAR). The location of the configuration page of a DMAR is identified by means of a dedicated register in the memory controller, set by the firmware. The identifier of a PCI Express message sender is used to index the first two tables of the tree structure (the root table and the context table) in the first phase. The resolved address is then used to pinpoint the structures for the second phase. These structures are indexed with the destination address of the PCI Express message. The result is the physical address of the translation. During the handling of these tables, a dedicated bit indicates if the access is granted or forbidden. Finally, it is noteworthy that Morgan et al. Page 4 of 10

the second translation phase can be deactivated (pass through mode) thanks to the translation type field of a context entry.

Unfortunately, like other hardware or software systems, these mechanisms may be inefficient if the implementation and the configuration are not correct. In the following, we briefly present some examples of such vulnerabilities before describing in detail the novel vulnerability we discovered as well as the exploitation example we implemented.

#### 4 I/O vulnerabilities and related work

Many I/O attacks have been presented in the literature [3, 4, 5, 6, 7]. In this paper, we focus on DMA attacks. These attacks were described in several studies. In particular, [8] demonstrates that an outsider can compromise an entire system by exploiting a vulnerability in one of its network cards. Fortunately, most of these vulnerabilities have been fixed with the integration of the IOMMU.

As presented in the previous section, a well configured DMAR unit is theoretically able to enforce an expected access control policy on a DMA accessible memory. The access control policy is given by the DMAR domain and a domain is associated to a device through device to domain mapping. Consequently, in order to be efficient, the DMAR unit needs to identify precisely each DMA capable device.

However, in [9], the authors take benefit of the collocation of PCI Express and PCI bus to exploit a weakness in the filtering performed by the IOMMU. Indeed, the PCI to PCI Express bridge uses its own PCI id as the requester id when translating PCI read-/write cycles to PCI Express messages, acting like a proxy. Therefore, all the devices behind the PCI Express to PCI bridge are sharing the identity of the bridge from the IOMMU point of view, and so the same domain. They exploited this vulnerability with a malicious firewire controller plugged behind the same bridge of a legitimate network card, to inject malicious Ethernet frames into an IP kernel stack. Finally, they consequently succeeded to corrupt an operating system ARP cache by injecting customized ARP reply packets.

The authors of [10] argue that, for performance reasons, kernels are unable to enforce a strict IOMMU security policy regarding DMA buffers management. Buffers shared between a driver and a peripheral for DMA are allocated and deallocated at a given frequency. Each time a DMA buffer is allocated or freed, the IOMMU configuration has to be updated. To commit configuration changes, the CPU has to flush the IOMMU translation caches called Input/Output Translation Lookaside Buffer (IOTLB) to update the

security policy. However, the update cannot be committed at each change of the DMA memory map because that will severely degrade the system performances. Indeed, this operation consumes an average of 2000 CPU cycles in Intel Sandy Bridge architecture. This is why the IOTLB flush is deferred by the kernel, and performed at a lower frequency than DMA mapping changes in the system. This performance scaling technique opens potential time intervals during which a buffer is still available to a peripheral despite the fact that it had been reallocated. To our knowledge, this vulnerability has not yet been exploited to date.

In 2011, Wojtczuk et al. succeded to attack Xen hypervisor, with an active IOMMU, using malicious Message Signaled Interrupts (MSI) [11]. The main idea is to reproduce the obsolete bouncing I/O attack in which software could use peripherals capability to DMA in order to modify kernel memory space. To bypass the protection, authors uses the capability of devices, here an intel e1000 network controller, to set an arbitrary interrupt vector into an MSI, to remotely fire an hypercall. If the malicious hypercall is issued when the virtual machine is executing a specific system call, which is controlled by unprivileged malicious application code, it is possible to execute a remote buffer overflow with hypervisor execution privileges.

Even if most of these attacks are today inefficient in recent architectures, they highlight the fact that the configuration of the IOMMU by the firmware and IOMMU Linux driver in recent kernels presents new weaknesses that could be exploited by an attacker. More recently, authors of [12] presented a boot time DMA attack allowing an attacker to recover macOS FileVault2 passwords, using a thunderbolt device. This attack leverages the same vulnerability we had previously introduced in [13] and [1], which allows DMA accesses at boot time before the activation of any protection mechanism. Also, this vulnerability has been highlighted in a developers mailing list of the coreboot x86 firmware project [14]. The next section details this vulnerability and presents an attack scenario in which one can directly bypass IOMMU protection against I/O Attacks.

#### 5 Bypassing IOMMU

This section describes some weaknesses discovered in the firmware and the Linux kernel and discusses when and how these weaknesses can be exploited to bypass DMAR. The observations presented in this section are based on the Intel documentation, but also on the information collected empirically with the hypervisor and FPGA malicious peripheral prototypes presented in the next Section. The experiments performed in our study are based on Dell machine precision

Morgan et al. Page 5 of 10

T1700, with the following technical details: firmware A06 (12/05/2013); Linux 4.3.4 (with IOMMU\_INTEL=y); Intel i7-4770 processor; chipset Intel PCH c220; bootloader grub 2.02.beta2.

#### 5.1 Attack assumptions

Two preconditions are needed for the attacker to be successful: the first one concerns the configuration of the target machine and the second one concerns the access to the PCI Express bus.

As regards the first precondition, we assume that the attacker has a precise knowledge of the hardware and kernel version of the victim machine, either directly, through physical access, or indirectly by fingerprinting. This assumption is realistic in many situations, e.g., in big companies or professional working environments, where, most of the time, homogeneous and standard machines are deployed, to simplify administration and management tasks.

As regards the access to the PCI Express bus, this can be achieved either by plugging a malicious peripheral, or by remotely corrupting a peripheral of the victim machine using for instance the attack presented in [8]).

#### 5.2 A firmware induced vulnerability

The attack we present in this paper first relies on a vulnerability of the firmware used in the architecture.

#### 5.2.1 Device configuration

At startup, IOMMUs are deactivated. During the boot time configuration, the firmware scans the PCI configuration space to discover and initialize vital devices, like the main video controller, loading and executing its embedded firmware. Read and write accesses to the configuration space generate PCI Express configuration messages that are sent to the targeted device. Devices know their PCI ids after the first scan, as explained in Section 2.2. Therefore, the peripherals are able to generate valid messages at the early firmware execution stage, long before the execution of the bootloader and then of the operating system kernel. At the end of the execution of the firmware, the control is given to the bootloader and to the kernel.

#### 5.2.2 PCI Express bridges early configuration

Nowadays, DMA accesses are granted early by firmwares to all peripherals, mainly for compatibility reasons. The reason is that modern kernels, in our case Linux, do not seem to know how to deal with PCI Express bridges configuration. This is a common fact that we have verified on our target firmware architecture and which is also widely acknowledged in open source firmware projects [14]. More precisely, PCI Express

bridges configuration contain the Bus Master Enable (BME) bit which controls the upstream communications, i.e., if the messages generated by children devices are allowed to go upstream and so perform DMA.

As a consequence, devices can initiate DMA requests long before IOMMU configuration and kernel loading.

#### 5.3 Linux and Intel IOMMU driver DMA weaknesses

To fulfill our attack, we also exploited a weakness in the Intel IOMMU Linux driver drivers/iommu/intel-iommu.c. The latter makes the IOMMU configuration vulnerable during the boot up process. In order to understand the details, it is necessary to review the boot sequence on a Linux machine.

#### 5.3.1 IOMMU configuration

After the firmware operations, the kernel is uncompressed and loaded by the bootloader (GNU GRUB in our experiment). Linux kernel modules and drivers are then loaded and initialized. DMAR is configured by one of these drivers. The Intel IOMMU driver creates the translation structures and writes them in the main DRAM. It builds the address translation domains and device to domain mapping before copying the root table pointer into the associated register. Finally, the driver activates DMAR by setting the TE bit of the GCMD Register. Let us note that these structures are stored in memory in areas not protected by any security mechanism.

#### 5.3.2 Cache policy

The vulnerability we discovered is exploitable also because Linux flushes cache lines (L1 / L2 and Last Level Cache) after every table entry modification, to ensure the integrity of the structure in memory. Consequently, the time period during which the entire DMAR configuration exists in memory is maximized.


#### 5.3.3 Physical memory space

We noticed that as long as the machine hardware configuration is not modified, the physical address of the DMAR root table is not changed. This property simplifies the exploitation presented in this paper, preventing the attacker from searching DMAR structures into the physical memory space.

#### 5.4 A vulnerability window

Considering the previous observations, Figure 3 highlights the time periods during which some malicious peripherals can initiate DMA requests. Two important time windows are identified. The vulnerability window represents the time interval during which peripherals are able to perform DMA. It starts right after device address association by the firmware and ends

Morgan et al. Page 6 of 10



after IOMMU activation in the IOMMU driver activation phase. Right after IOMMU activation, DMA is denied for malicious peripherals. The write window depicts the short interval of time during which the IOMMU configuration is fully placed in DRAM and is vulnerable.

Let us remind that, as stated in Section 5.3.2, the DMAR configuration physical address does not change, as long as the hardware, the firmware and the kernel remain unmodified.

#### 5.5 Attacking DMAR service

This subsection presents how to exploit the vulnerability window described in the previous section, in order to bypass IOMMU protection against I/O attacks.

#### 5.5.1 Prerequisites

The attack scenario requires to locate the root of IOMMU configuration in memory by reading the RTAR register. As explained in the previous sections, this address remains constant and the RTAR register can be easily read within a Linux kernel module loaded at runtime.


The attack requires a free memory page. As the physical memory map does not change between two reboots, the attacker can easily find free memory pages using the coloring technique to see if any software has modified the page during the boot process. One can color a page during the preboot phase, using an UEFI custom application, and can read it after the boot process using the dd command on /dev/mem file for example.

#### 5.5.2 Exploitation

Our exploitation aims at bypassing the IOMMU memory protection without altering the integrity of the kernel itself. Fulfilling this constraint makes the attack more difficult to identify.

The easiest way for a malicious peripheral to access the DRAM is to enable pass through mode in the context entry of the DMAR (the address translation part of Figure 2 must grant every access of the malicious peripheral). The following steps describe a possible scenario to grant these accesses at the startup of the system.

First, the configuration of the system, at startup, allows all peripherals to write to DRAM. Thus, the malicious peripheral can easily produce a malicious context table in the preselected free memory page (step 0, Figure 4), with all entries set to pass through. This step must be performed at the beginning of startup, during the vulnerability window.



When Linux begins its execution, it first writes its own root table (steps 1 and 2). The second step to be performed by the attacker is to overwrite the root table entry associated to her device. If the corrupted device is connected to logical bus 5, the sixth entry has to be overwritten before the IOMMU activation through bit TE.

To maximize the chances to actually overwrite the root table entry during the write window, the malicious peripheral floods the bus with PCI Express write requests to the sixth entry of the root table (step  $\infty$ ). Finally, Linux activates the IOMMU (step 3) with compromised **DMAR structures**. From now, the malicious peripheral can perform any DMA access.

#### 6 Attack proof-of-concept implementation

In order to validate our intuition, we performed preliminary experiments and developed a proof-of-concept. For that purpose, we first used a tiny bare-metal recursive hypervisor library called *Abyme* that we developed. Then we ran the real attack with a corrupted peripheral, simulated by a FPGA PCI Express peripheral.

#### 6.1 Preliminary hypervisor based implementation

Abyme is used as a privileged tool to monitor IOMMU configuration events. The goal here is to perform, with software, the steps (0) and  $(\infty)$  of the attack implementation. Since x86 hypervisors share DRAM physical address space with PCI Express peripherals, the simulation of the preceding steps in our hypervisor is close enough to the malicious peripheral point of view.

Morgan et al. Page 7 of 10

Abyme library allows the developer to register hooks which are functions called back when selected virtual machine interruptions occur. It is also possible to reconfigure virtual machine level memory translation, remap pages or change their access control in order to generate memory access faults and trigger the corresponding hook.

To simulate the attack, our strategy is as follows. We first configure our hypervisor at boot time, before the startup of the Linux virtual machine. We register a hook to the virtual machine page fault event (EPT violations), which is raised when virtual machine memory accesses are denied. We also register a hook to virtual machine interruptions raised when the step by step execution mode is active. Then, we unmap (read, write and execute credentials off) the DMAR unit 0 configuration page, associated to external peripherals. Finally, we launch the virtual machine.

The goal here is to detect when the linux IOMMU driver activates the translation setting GCMDR. TE bit to 1, to perform steps (0) and  $(\infty)$  with the hypervisor. The Linux IOMMU driver accesses the configuration page several times. Each time an access is performed: i) a virtual machine interruption occurs; ii) the single step execution is activated; iii) if GCMDR. TE bit is to be written, we perform steps (0),  $(\infty)$  and flush the caches; iv) we remap DMAR 0 page; v) we continue virtual machine execute the write access; vi) single step virtual machine interruption occurs; vii) we unmap again DMAR 0 page; viii) we resume virtual machine execution.

With this scenario, we were able to successfully simulate the attack described in Figure 4.

This preliminary experiment with our hypervisor being successful, we decided to implement a real proof of concept on an FPGA PCI Express peripheral. This FPGA and our implementation choices are presented in the following.

#### 6.2 FPGA device implementation

We based the development of our malicious peripheral on Milkymist System On Chip [15], which is originally a video DJing open hardware project. Thanks to the hardware flexibility of FPGAs and the thoughtful modularity of hardware and software developed for Milkymist, we removed unneeded functionalities and added a PCI Express end point stack with minimum effort. Milkymist is made for a custom board hosting a Xilinx virtex 4 FPGA[16]. Since we needed a PCI Express connector and gigabit transceivers to develop the PCI Express peripheral, we have chosen a Xilinx ML605.

Our SOC contains the original Milkymist Lattice Mico32 microprocessor (LM32), Onchip ROM, Ether-

net MAC, bus bridges, caches and controllers. In addition, we developed the malicious PCI Express peripheral, PCIE-EP. This core brings host memory access to the SOC through PCI Express memory messages. With PCIE-EP, the LM32 is able to program memory reads, memory writes (with a high rate mode). Note that this SOC is flexible and can be adapted for other purposes, e.g., for the implementation of integrity tests in the context of a hardware assisted trusted architecture as presented in [17].

#### 6.3 Results and proof-of-concept

In order to demonstrate that the exploitation of the discovered vulnerability allows a potential attacker to further take control of the host, we considered an example of a kernel rootkit that we injected in kernel memory through DMA requests performed by our malicious FPGA device, once it has successfully modified the IOMMU configuration so that it can make read/write accesses to kernel memory.

#### 6.3.1 Rootkit Attack

The considered rootkit is a binary code which is injected in kernel memory and modifies the behavior of the setuid kernel system call. According to the POSIX programmer's setuid manual page, the normal behavior for this system call is to modify the real user uid, effective uid and others accordingly, if the user has the rights or enough privileges to do so. Our rootkit modifies the preceding behavior in a way that each time this functionality is called, the euid (effective uid) of the calling task is systematically set to 0, which gives root user effective privileges to the calling process. We developed a small C code to call setuid function, that we executed by a non-root user, both in the presence and in the absence of our exploitation of the IOMMU configuration. The short video at [1] shows the rootkit installation and use.

#### 6.3.2 Implementation details

Linux system call implementation is located in the file kernel/sys.c. Our attack modifies the setuid() system call implementation. The following listing contains the most relevant parts of its code.

```
SYSCALL_DEFINE1(setuid, uid_t, uid)
{
  struct user_namespace *ns = current_user_ns();
  const struct cred *old;
  struct cred *new;
  int retval;
  kuid_t kuid;
```

 $<sup>^{[1]}</sup> http://homepages.laas.fr/nicomett/SSTIC2016/iommu-pwn-sstic. \\$  webm

Morgan et al. Page 8 of 10

Our objective is to modify the setuid system call code to set the euid to 0 for the current process. If we look at the source code, we can notice that the euid is stored in the new structure (2), and that this modification is committed at the function return (4). Let us note that we have also to jump the function call located in (3), which invalidates our possible modifications to new->euid field.

Consequently, we have to inject some code to modify new, cancel security checks and make sure that new won't be modified afterwards.

The next listing illustrates the main steps of **new** affectation with the required **uid** as function parameter.

```
ffffffff810868f0 <SyS_setuid>:
[..]
// (1)
ffffffff81086909: mov %rdi, %rbx
[..]
// (2)
ffffffff8108698e: mov %ebx,0x14(%r12)
ffffffff81086993: mov %ebx,0x1c(%r12)
ffffffff81086998: mov $0x1, %edx
fffffffff8108699d: mov %r13, %rsi
ffffffff810869a0: mov %r12,%rdi
ffffffff810869a3: callq ffffffff81279be0 <
    security_task_fix_setuid>
[..]
// (4)
fffffffff810869af: mov %r12,%rdi
ffffffff810869b2: callq ffffffff81094870 <
    commit_creds>
fffffffff810869b7: movslq %eax, %r14
ffffffff810869ba: pop %rbx
ffffffff810869bb: mov %r14,%rax
fffffffff810869be: pop %r12
ffffffff810869c0: pop %r13
fffffffff810869c2: pop %r14
ffffffff810869c4: pop %rbp
```

#### ffffffff810869c5: retq

The parameter is copied in %rbx (1). The code affectation of new is located at (2), directly followed by the credential check function call (3). Then, (4) invokes the credential commit function and returns from the system call. Finally, let us recall that Linux core kernel virtual address space is not randomized. Furthermore, physical addresses can be trivially deduced from virtual one with the following bitwise function:  $f(a) = a \land \neg 0xffffffff80000000$ . Also, we can note that instruction at 0xffffffff81086998 is 4 bytes aligned, which makes DMA easier because it is also aligned to double words.

Therefore, our rootkit payload is written at physical address 0x01086998, The payload simply writes the double word 0 to the (2) affectation addresses. Then it jumps over (3) function call, to (4). The rootkit payload listing is listed hereafter.

```
ffffffff81086998 <rk>:
ffffffff81086998: xor %ebx,%ebx
ffffffff8108699a: mov %ebx,0x14(%r12)
ffffffff8108699f: mov %ebx,0x1c(%r12)
fffffff810869a4: jmp 0xffffffff810869af
fffffff810869a6: xchg %ax,%ax // padding
```

The first instruction sets b register (%rbx) to zero. Then, the two next instructions set to zero new structure pointed by register 12 (%r12). Finally, we jump over the remaining invalid bytes of credential function call to go to the commit call.

This proof of concept illustrates that in the presence of the vulnerability window highlighted in this paper, IOMMU protection can be bypassed at boot time to run old fashioned classical I/O attacks. These consequences may be extremely serious, far beyond those of the experiment. It could be possible for an attacker to compromise confidentiality by listening to the activities on the system by adding a sniffer. It could also be possible for the attacker to simply shutdown the system and make it unavailable.

#### 7 Countermeasures and discussion

Technically, the vulnerability window described in Section 5 is present in every machine whose firmware allows DMA in the bridges because of kernel compatibility and legacy reasons. We believe that a large part of nowadays machines are impacted by this DMA vulnerability window. In particular, the firmware developers almost all the time rely on frameworks or libraries like [14] and [18] in which this option is enabled. Accordingly, it is important to implement corrective actions.

This section discusses some countermeasures to cope with the investigated attack scenario and the trade-off Morgan et al. Page 9 of 10

between the cost and the efficiency of these countermeasures. Also, we discussd the limitations and constraints associated with the considered attack.

#### 7.1 Countermeasures

Efficient protection solutions to cope with the attack discussed in the previous sections, and more generally boot time attacks, mainly rely on the configuration of the hardware of each computer, which is the responsibility of both the firmware and the kernel.

From our point of view, even if it is challenging for operating systems to take into account all the details of all hardware platforms, they should support at least the security related features of the system bus, PCI Express in our case study. We previously mentioned the behavior of the firmware regarding the BME bit present in the PCI Express bridges. This bit can prevent the unnecessary pre-boot DMA capability of peripherals, and so avoid the vulnerability window. This protection seems to be the best countermeasure for the attack presented in this paper. As a matter of fact, both kernel and firmware developers have to rethink the system bus pre-boot configuration. Actually, as stated in [14], this bit is set to zero because of legacy and kernel compatibility reasons. This solution could be easily included in the next generation of machine firmwares. However, there is still the question about updating currently used firmwares. This complex and expensive operation, which is under the responsibility of machine manufacturers, can take several months to be implemented.

Some alternative solutions can also be investigated to increase the effort needed by an attacker to succeed in performing the considered attack. For instance, the platform that we have studied brings additional security features: some DMA protected configurable memory segments (The DMA Protected Range specified by the processor and the Protected Memory Ranges implemented in the IOMMU) [19, Vol. 2, 2.5]. Linux does not use these memory segments, placing IOMMU structures outside the protected ranges. Devices are consequently able to read and write the IOMMU configuration before its activation. These DMA protected memory segments are common in modern architectures and should be systematically used to set up such hardware protection components, such as the IOMMU.

Despite these protections, the system remains vulnerable to DMA attacks while the firmware is being executed, in the first phase of the boot process. This weakness is due to the fact that the firmware does not filter DMA. It can be exploited by a malicious peripheral to modify the code of either Linux or the firmware itself and so prevent the activation of the IOMMU. To address this problem, it is necessary to check the integrity of software components, e.g., by using a technology like Intel TXT.

#### 7.2 Limitations

As discussed in Section 5, to be successful, the attacker must have a precise knowledge of the hardware and kernel version of the victim machine, to be able to predetermine the exact physical addresses of IOMMU configuration and of the required free pages. While such information can be easily obtained for standard machines, it is less realistic in the case of specific or customized platforms.

Another concern that can be raised is related to the stealthiness of the attack. The attack consists in configuring the IOMMU using identity mapping<sup>[2]</sup> in the way that it deactivates the translation with passthrough mode.

In our attack scenario, either the attacker has a physical access to the victim machine and uses a malicious peripheral, or a device of the victim machine is corrupted remotely. In the first case, the attack can be designed to be stealthy by construction (e.g., by hiding the malicious logic in addition to the implementation of the legitimate behavior). In the second case, two situations can be distinguished. If the corrupted device is configured by the kernel with identity mapping option, the attack will not be perceived by the victim. On the other hand, if it is not identity mapped, the corrupted driver will probably fail and the victim machine will have to be rebooted, though it would have been already permanently compromized. Nevertheless, the attacker can enforce the usage of identity mapping for the corrupted device using ACPI Reserved memory Region Reporting Structures.

#### 8 Conclusion

The IOMMU has been included several years ago in Intel processor architectures to provide better protection against low level attacks. While this mechanism has proved to be efficient to cope with several I/O attacks, this paper shows that it can be bypassed by exploiting a design weakness in its configuration by both firmwares and the Linux IOMMU driver. The corresponding vulnerability is discussed in this paper, a proof-of-concept and an experiment illustrating its possible exploitation are also presented. The attack explored makes it possible for malicious peripherals to make read and write accesses in main memory and to bypass the protection mechanisms embedded in the

<sup>[2]</sup>Basically, Linux creates two types of memory domains. In the first type of domain, the I/O Virtual Addresses (IOVAs) used by the peripheral and configured by the driver are different than the physical ones (IOPAs), translated by the IOMMU. The second type defines IOVAs as identical as IOPAs, and is called identity mapping.

Morgan et al. Page 10 of 10

IOMMU. We are currently studying other operating systems (such as Windows, BSD systems) in order to check whether this vulnerability is only related to Linux kernel or not. In the same way, we also plan to investigate the boot process when the Intel TXT is activated to check that this technology does not suffer from similar weaknesses.

#### Declarations

List of abbreviations

• I/O : Input / Output

• (D)RAM : (Dynamic) Random-Access Memory

• DMA : Direct Memory Access

• IOMMU : Input Output Memory Management Unit

• PCI : Peripheral Component Interconnect

• FPGA : Field Programmable Gate Array

• CPU : Central Processing Unit

• DMAR : DMA Remapping

• MMU : Memory Management Unit

• GCMDR : Global Command Register

• TE: Translation Enable bit

• RTAR : Root Table Address Register

ARP : Address Resolution Protocol

• IOTLB : Input Output Translation Lookaside Buffer

• USB : Universal Serial Bus

• TXT : Trusted Execution Technology

• L1/L2 : x86 cache levels

• EPT : Extended Page Tables

• SOC : System On Chip

PCIE : PCI Express

• PCIE-EP : PCIE End Point

• LM32 : LatticeMico32

• POSIX : Portable Operating System Interface (uniX)

• BME : Bus Master Enable bit

Ethics approval and consent to participate Not applicable

Consent for publication Not applicable

Availability of data and materials Not applicable

#### Competing interests

The authors declare that they have no competing interests.

#### Funding

This work is funded by the French laboratory  $Centre\ National\ de\ la\ Recherche\ Scientifique\ (CNRS).$ 

#### Authors' contributions

This paper results from a collaborative work. The order of the authors reflects the importance of the contribution of each author concerning the identification of the IOMMU vulnerability and the design of the experimental scenario to validate its possible exploitation. All authors read and approved the final manuscript.

Acknowledgements Not applicable

#### Endnotes

Not applicable

#### **Author details**

<sup>1</sup>Laboratoire d'Analyse et d'Architecture des Systèmes (LAAS-CNRS), 7 avenue du Colonel Roche, 31400 Toulouse, France. <sup>2</sup>INSA Toulouse, 135 avenue de Rangueil, 31400 Toulouse, France.

#### References

- Morgan, B., Alata, E., Nicomette, V., Kaâniche, M.: Bypassing iommu protection against i/o attacks. In: 2016 Seventh Latin-American Symposium on Dependable Computing (LADC), pp. 145–150 (2016). doi:10.1109/LADC.2016.31
- Intel Corporation: Intel® Virtualization Technology for Directed I/O. http://www.intel.com/content/dam/www/public/us/en/documents/product-specifications/vt-directed-io-spec.pdf
- Dornseif, M.: Owned by an ipod: Firewire/1394 issues. In: PacSec (2004)
- Becher, M., Dornseif, M., Klein, C.N.: FireWire: all your memory are belong to us. In: CanSecWest (2005)
- Maynor, D.: Dma: Skeleton key of computing and selected soap box rants. In: CanSecWest (2005)
- Aumaitre, D., Devine, C.: Subverting windows 7 x64 kernel with dma attacks. sogeti esec lab (july 2010) http://esec-lab.sogeti.com/dotclear/public/publications/
  - http://esec-lab.sogeti.com/dotclear/public/publications/ 10-hitbamsterdam-dmaattacks.pdf
- Stewin, P., Bystrov, L.: Understanding dma malware. In: Lecture Notes in Computer Science vol. 7591, pp. 21–41 (2012). Chap. Detection of Intrusions and Malware and Vulnerability Assessment
- Duflot, L., Perez, Y.-A., Morin, B.: What if you can't trust your network card? In: 14 International Conference on Recent Advances in Intrusion Detection (RAID), pp. 378–397 (2011)
- Sang, F.L., Lacombe, E., Nicomette, V., Deswarte, Y.: Exploiting an i/ommu vulnerability. In: Malicious and Unwanted Software (MALWARE), 2010 5th International Conference On, pp. 7–14 (2010). IFFF
- Markuze, A., Morrison, A., Tsafrir, D.: True iommu protection from dma attacks: When copy is faster than zero copy. ACM SIGOPS Operating Systems Review 50(2), 249–262 (2016)
- Wojtczuk, R., Rutkowska, J.: Following the white rabbit: Software attacks against intel vt-d technology. ITL: http://www. invisiblethingslab. com/resources/2011/Software% 20Attacks% 20on% 20Intel% 20VT-d. pdf (2011)
- Frisk, U.: macos filevault2 password retrieval http: //blog.frizk.net/2016/12/filevault-password-retrieval.html
- Morgan, B., Averlant, G., Alata, E., Nicomette, V.: Bypassing dma remapping with dma. In: Symposium sur Le Sécurité des Technologies de l'Informatino et des Communications, p. 9 (2016)
- 14. Coreboot Mailing List: [coreboot] DMA Protection? [AMD-Vi]. https://mail.coreboot.org/pipermail/coreboot/2016-November/ 082497.html
- Sébastien Bourdeauducq: Milkymist System On Chip. https://github.com/m-labs/milkymist
- Sébastien Bourdeauducq: Milkymist One Board. https://events. ccc.de/camp/2011/Fahrplan/attachments/1874\_mm\_ccc2011.pdf
- Morgan, B., Alata, E., Nicomette, V., Kaaniche, M., Averlant, G.: Design and implementation of a hardware assisted security architecture for software integrity monitoring. In: Dependable Computing (PRDC), 2015 IEEE 21st Pacific Rim International Symposium On, pp. 189–198 (2015). doi:10.1109/PRDC.2015.46
- 18. TianoCore. http://www.tianocore.org/
- Intel Corporation: Desktop 4th Gen Intel® Core<sup>TM</sup> Processor Family: Datasheet, Vol. 2.

http://www.intel.com/content/www/us/en/processors/core/4th-gen-core-family-desktop-vol-2-datasheet.html