

## Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors

Mukherjee Chhandak, Guilhem Larrieu, Cristell Maneux

### ▶ To cite this version:

Mukherjee Chhandak, Guilhem Larrieu, Cristell Maneux. Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors. EuroSOI-ULIS 2020, Sep 2020, Caen, France. hal-02869216

## HAL Id: hal-02869216 https://hal.science/hal-02869216

Submitted on 15 Jun 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

# Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors

Chhandak Mukherjee<sup>1</sup>, Guilhem Larrieu<sup>2</sup> and Cristell Maneux<sup>1</sup> <sup>1</sup>IMS Laboratory, University of Bordeaux, France

> <sup>2</sup>LAAS-CNRS, Université de Toulouse, France chhandak.mukherjee@ims-bordeaux.fr

Abstract—This paper presents a physics based, computationally efficient compact modeling approach for 3D vertical gate-all-around junctionless nanowire transistor (JLNT) arrays designed for future high performance computational logic circuit. The model features an explicit continuous analytical form adapted for a 14 nm channel JLNT technology and has been validated against extensive characterization results on a wide range of JLNT geometry, depicting good accuracy. Finally, preliminary logic circuit simulations have been performed for benchmarking performances of transistor logic circuits, such as inverters and ring oscillators, designed using the developed model.

Keywords-Junctionless nanowire tranistors, compact model, high-speed logic circuit, heterogeneous integration.

#### I. INTRODUCTION

Data size and functionality requirements for computing systems are increasing rapidly with the expectation that hardware performance will continue to improve. For integrated circuit applications involving high-speed logic computing and low power dissipation, semiconductor technology scaling is mandatory. However, due to the anticipated end of conventional technological roadmap at the 7 nm gate node, it is becoming increasingly challenging for process engineers to maintain device functionality. Particularly, process challenges such as obtaining an abrupt shallow doping gradient at the source/drain junction, could be circumvented by junctionless nanowire transistors (JLNT) [1], due to high and uniform dopant concentration across its body and S/D regions. Combined with the merits of junctionless transistors such as high on/off current ratio or better electrostatic control in a gate-all-around (GAA) structure, vertical integration is an attractive approach because of its intrinsic 3D nature, which is more favorable for gate length and contact area scaling [2]. While JLNTs are certainly crucial building blocks for ultimate scaling of MOS transistors especially to support complex circuit architectures in high-speed logic applications, it is essential for the designers to have a physics-based, accurate, computationally efficient compact model which is independent of fitting parameters, has an explicit and continuous solution over the entire range of operation and is compatible with existing SPICE design framework. There have been several such modeling

approaches, including that of [3, 4], which have mainly focused on long-channel JLNTs. Moreover, most of these works have used TCAD data for model validation, and thus lack validation against experimental data from actual JLNTs. This work presents a compact modeling approach developed based on the physics-based JLNT compact model in [3] adapted for nanowire arrays of short channel JLNTs with gate lengths of 14 nm. The drain current equation has been modified to incorporate leakage and band-to-band tunneling currents and access region resistances. Moreover, the model accuracy has been validated against extensive measurements on an emerging vertical JLNT technology from LAAS [5, 6] that has also been exploited previously for extensive noise characterization [7, 8].

#### II. COMPACT MODEL FORMULATION

The model formulation is based on the unified chargebased control model (UCCM) elaborated in [3] for longchannel devices, which furthers the physical basis of the JLNT model presented in [4]. To overcome the limitations of the latter model, specifically in terms of the piece-wise continuous drain current model that requires additional smoothing functions and fitting parameters to bridge the depletion and accumulation modes of operation, the explicit and non-piece-wise solution in [3] treats the mobile charge ( $Q_m$ ) as decoupled between the depletion ( $Q_{DP}$ ) and complementary ( $Q_C$ ) components. In the depletion mode the UCCM expression has been formulated as [3],

$$Q_{DP} = Q_{eff} L W \left\{ \frac{Q_{sc}}{Q_{eff}} \exp\left(\frac{V_g - V_{th} - \eta V}{\eta \phi_T} + \frac{Q_{dep}}{Q_{sc}}\right) \right\}$$
(1)

With the depletion charge,  $Q_{dep}=qN_DR/2$ , the effective charge during depleteion,  $Q_{eff} = Q_{sc}\eta C_{ox}\varphi_T/(Q_{sc}+\eta C_{ox}\varphi_T)$ ,  $Q_{sc}=2\varepsilon_{Si}\varphi_T/R$ , *R* being the nanowire diameter,  $\eta$  being an interface trap parameter,  $\varphi_T$  being the thermal voltage and *V* is the potential along the channel. Lambert W functions, LW, have been used in both [3] and [4] for developing the solution for total mobile charge in the JLNT. While the expression for  $Q_{DP}$  in (1) predicts the depletion contribution correctly (for  $V_g < V_{th}$ ), it underestimates the value of the drain current above the flat-band condition. So in accumulation mode, especially in high accumulation, with  $Q_C \ge Q_{dep}$ , the charge  $Q_C$  has been derived to act complementary to  $Q_{DP}$ , considering that the threshold voltage is pinned at  $V_{FB}$  in the accumulation region, in order to avoid using additional smoothing functions and improve simulation time. Under high accumulation  $Q_C \ge Q_{dep}$  and  $Q_C$  is simplified using another Lambert function as following [3],

$$Q_{C} = \eta C_{c} \phi_{T} L W \left\{ \frac{Q_{sc}}{\eta C_{c} \phi_{T}} \exp\left(\frac{V_{g} - V_{FB} - \eta V}{\eta \phi_{T}}\right) \right\}$$
(2)

With corrected electrostatic control through  $C_c=C_{ox}-C_{eff}$ ,  $C_{eff}=1/C_{ox}+R/2\varepsilon_{Si}$ .

Having evaluated both the depletion and complementary parts of the mobile charge, one can formulate the non-pice-wise continuous model of the total drain current in terms of the  $Q_{DP}$  and  $Q_{DC}$  at the source and the drain end,  $Q_{DP0}$ ,  $Q_{C0}$  and  $Q_{DPL}$ ,  $Q_{CL}$ , respectively,

$$I_{DS,0} = \mu_{eff} \frac{2\pi R}{L_{eff}} \phi_T \left[ \frac{Q_{DP}^2}{2\eta C_{ox} \phi_T} + Q_{DP} + \frac{Q_C^2}{2\eta C_c \phi_T} + 2Q_C \right]_{Q_{CL}}^{Q_{DP0}} \tag{3}$$

Here,  $\eta$  is an interface trap parameter with corrected electrostatic control in accumulation through  $C_c=C_{ox}-C_{eff}$ ,  $C_{eff}=1/C_{ox}+R/2\varepsilon_{Si}$ . The expression of drain current is free of any fitting parameters and can be evaluated based on the physical device parameters such as that of geometry and doping. Additionally, short channel effects were also taken into account considering velocity saturation, an effective mobility,  $\mu_{eff}$ , and incorporating an effective gate length,  $L_{eff}=L-\Delta L$ , where L is the physical device gate length and  $\Delta L$  is calculated following [9],

$$\Delta L = S \sqrt{\frac{\varepsilon_0 \varepsilon_{Sl} R}{2C_{ox}}} \ln \left[ \frac{\left( V_d - V_{deff} \right) \left( 1 + \sqrt{1 + \left( \frac{2 \frac{v_{sat}}{\mu} \sqrt{\frac{\varepsilon_0 \varepsilon_{Sl} R}{2C_{ox}}}}{V_d - V_{deff}} \right)^2} \right)}{\frac{2 \frac{v_{sat}}{\mu} \sqrt{\frac{\varepsilon_0 \varepsilon_{Sl} R}{2C_{ox}}}} \right]$$
(4)

With,  $v_{sat}$  being the saturation velocity and S being a parameter ensuring that  $\Delta L$  tends to zero below the threshold, defined as [9],

L

$$S = \sqrt{1 - \frac{1}{1 + B \frac{Q_{DP0} + Q_{C0}}{C_{eff} \phi_T}}}$$
(5)

Where  $Q_{DP0}+Q_{C0}$  is the total mobile charge at the source, given by the long channel expression and *B* is a smoothing parameter. Furthermore, the short channel corrections incorporates an effective drain voltage,  $V_{deff}$ , through (4) that reaches its maximum at  $V_{SAT}$ , the saturation voltage [9],

$$V_{deff} = V_{SAT} - V_{SAT} \frac{\ln\left(1 + \exp\left(A2\left(1 - \frac{V_d}{V_{SAT}}\right)\right)\right)}{\ln(1 + \exp(A2))}$$
(6)

Here, A2 is another smoothing parameter for the transition of the drain voltage to  $V_{SAT}$ . Considering that

the source and drain access region resistances degrade the drain current above threshold, the final expression of the drain current can be written as a function of the long channel current ( $I_{DS,0}$ ), using (3), taking into account the corrections due to short-channel effects described by equations (4)-(6), as follows [9],

$$I_{DS} = \frac{I_{DS,0}NF}{1 + 2\pi \frac{R}{L_{eff}}NF\mu_{eff}(R_S + R_D) \left[ (Q_{DP0} + Q_{C0}) - \eta_1 \left( Q_{DP0} + Q_{C0} - (Q_{DPJDeff} + Q_{CJDeff}) \right) \right]}$$
(7)

Here,  $R_S$  and  $R_D$  are the source and drain series access resistances, respectively; *NF* is the number of nanowires in parallel,  $\eta_1$  is a fine tuning parameter to take into account the drain-voltage dependence of the series access resistances and  $Q_{DP,Vdeff}+Q_{C,Vdeff}$  is the total mobile charge at the drain end (pinch-off) of the channel.

Additionally, considering formation of Schottky contacts at the source and drain access regions, the subtreshold leakage currents are also taken into account. Consequently, thermionic ( $I_{th}$ ), tunneling ( $I_{tun}$ ) and band-to-band tunneling (BTBT) contributions through gate-induced drain leakage (GIDL) are added as separate branch currents [10] to the total drain current, in order to model the subthreshold behavior of the drain current. The expression used in the compact model for the BTBT current at the drain end reads [10],

$$I_{GIDL} = 2\pi R L_{Access} NF \cdot A_{GIDL} V_{DS} E_{segd}^{2} \exp\left(-\frac{B_{GIDL}}{E_{segd}}\right)$$
(8)

With  $L_{Access}$  being the lengths of the source and drain access regions outside the channel,  $B_{GIDL}$  is a physics based parameter with a theoretical value of 21.3 MV/cm [10] and  $E_{segd}$  is the electric field in the drain overlap region, given as,

$$E_{segd} = \frac{C_{ox}\sqrt{V_{segd}^{2} + (C_{GIDL}V_{DS})^{2}}}{\varepsilon_{\alpha}\varepsilon_{c}}$$
(9)

Here,  $V_{segd}$  is the gate-drain voltages across the oxide and  $A_{GIDL}$ ,  $C_{GIDL}$  are two GIDL fitting parameters.



Fig. 1: The vertical JLNT: (a) SEM image of nanowire arrays, (b) single nanowire showing its (c) gate formation (reproduced from [2]).

#### III. RESULTS AND DISCUSSIONS

The JLNT technology has a junction-less architecture composed of a homogenous highly doped nanowire channel (physical channel length of 14 nm), fabricated on boron doped  $(2 \times 10^{19} / \text{cm}^3)$  Si Substrate, with the current flowing between the silicided source/drain contacts being controlled by a gate-all-around structure (Fig. 1). More details on the fabrication steps can be found in [5].

#### A. Compact Model Validation

In this work, the compact model presented in the previous section is validated against measurement results on a wide range of geometries and test structures that have diameters (D) ranging between 22 and 50 nm with 16 to 625 nanowires in parallel (NF). Here we show results from nanowires with a diameter of 22 nm with different number of nanowires in parallel. Figs. 2 (a) and (b) show the  $I_D$ -V<sub>GS</sub> and  $I_D$ -V<sub>DS</sub> of a JLNT with 22 nm of nanowire diameter and 16 nanowires in parallel. The model simulation results show very good agreement with the measurements over the entire bias range, indicating accuracy of individual modules of the compact model. A second order validation is performed in Figs. 2 (c) and (d) depicting the transconductance,  $g_M$ , and output conductance, g<sub>DS</sub>, of the JLNT, further affirming model accuracy, despite a somewhat noisy measurements.



Fig. 2: (a)  $I_D\text{-}V_{GS}$  (b)  $I_D\text{-}V_{DS}$  (c) transcondunctance and (d) output conductance of a JLNT with 22 nm diameter and 16 nanowires in parallel.



Fig. 3: (a)  $I_D\text{-}V_{GS},$  (b)  $I_D\text{-}V_{DS}$  of a JLNT with test structures having a diameter 22 nm and 625 nanowires in parallel.

Extended model validation has been performed on two other test structures, with different geometries available from the same technology. Figs. 3 (a) and (b) show the  $I_D$ - $V_{GS}$  and  $I_D$ - $V_{DS}$  of JLNT test structures with a diameter of 22 nm with 625 nanowires in parallel. Good model agreement is obtained in this case as well. Similar validation is depicted in Fig. 4 for a JLNT test structure with a diameter of 22nm and 400 nanowires in parallel, again depicting good agreement with the model simulation.



Fig. 4: (a)  $I_D\text{-}V_{GS}$  (b)  $I_D\text{-}V_{DS}$  of a JLNT with test structures having a diameter 22 nm and 400 nanowires in parallel.

Slight discrepancies observed in the subthreshold region of operation will require further investigation and might require additional effects, such as drain-induced barrier lowering (DIBL), to be included within the model implementation and thus lies within the future scope of this work.



Fig. 5: Transfer Characteristics of an inverter designed with two p-type JLNTs; inset: Schematic of the inverter circuit.

#### B. Circuit Demonstraion

Having validated the accuracy of the compact model at transistor level, we have exploited the model further for logic circuit demonstrations. As a first step toward benchmarking circuit simulation using the model, we have studied a simple inverter circuit designed using two p-type JLNTs (with NW diameters of 32 nm and 16 nanowires in parallel), as illustrated by the schematic shown in the inset of Fig. 5. The upper p-FET acts as an active load when applied a positive load bias, V<sub>G,load</sub> of 2V and the input signal is applied to the gate of the p-

FET below. A supply voltage,  $V_{DD}$ , of -2 V and a load capacitance,  $C_{load}$ , of 1 fF have been used in the simulation. Fig. 5 shows the transfer characteristics of the inverter which demonstrates a slight asymmetric yet a rather sharp switching from the high to the low state. Note that our previous works [5, 6] report a proof-of-concept CMOS inverter consisting of both n- and p-type JLNTs, which showed similar characteristics as the present work.



Fig. 6: Transfer Characteristics of a 9-stage ring oscillator depicting intermediate outputs of the cascaded stages.



Fig. 7: Transient simulation of the inverter circuit depicting the input and the output waveforms.

Next, we have studied a 9-stage ring oscillator consisting of 9 inverter stages in cascade. Each inverter of the ringoscillator has the same characteristics as shown in Fig. 5. In Fig. 6, the outputs of the different stages of the ring oscillator are shown on the voltage transfer characteristics (VTC). As observed from the figure, the output of the first stage resembles the VTC of the single stage inverter (Fig. 5), while the high-to-low transition continues to be sharper from one stage to the next. Although, the output of the 9<sup>th</sup> stage shows almost no switching dissipation, from the output of the third stage onwards the transitions are quite similar and sharp. This indicates that the optimum number of stages required is 3. Finally, Fig. 7 shows the transient simulation of the inverter circuit designed using two p-type JLNTs, demonstrating that for a given input signal  $V_{\rm IN}$ , the output signal follows it in opposite phase, in accordance with classical inverter operation.

#### IV. CONCLUSIONS

In this work, we report a SPICE-compatible Verilog-A compact model for 14 nm gate-all-around vertical junctionless nanowire transistors, validated against extensive measurements on an emerging vertical JLNT technology. Good model accuracy has been observed over different geometries under study. The compact model has been exploited further for studying the performances of transistor logic circuits with active loads, including an inverter and a 9-stage ring oscillator. The proposed modeling framework will be indispensable for future high-performance logic circuit design.

#### ACKNOWLEDGEMENT

This work is supported by ANR under Grant ANR-18-CE24-0005-01

#### REFERENCES

- [1] J.P. Colinge, C. W. Lee, A. Afzalian, *et al.*, "Nanowire transistors without junctions", *Nat. Nanotechnol.* vol. 5, pp. 225-229, 2010.
- [2] G. Larrieu and X.-L. Han, "Vertical nanowire array-based field effect transistors for ultimate scaling", *Nanoscale*, vol. 5, pp. 2437-2441, 2013.
- [3] A. Hamzah, R. Ismail, N E. Alias, M. L. Peng Tan and A. Poorasl, "Explicit continuous models of drain current, terminal charges and intrinsic capacitance for a long-channel junctionless nanowire transistor", *Phys. Scr.* vol. 94, pp. 105813, 2019.
- [4] F. Lime, O. Moldovan and B. Iñiguez, "A Compact Explicit Model for Long-Channel Gate-All-Around Junctionless MOSFETs. Part I: DC Characteristics," *IEEE Trans. Electron Dev.*, vol. 61, no. 9, pp. 3036-3041, Sept. 2014. doi: 10.1109/TED.2014.2340441.
- [5] Y. Guerfi and G. Larrieu, "Vertical Silicon Nanowire Field EffectT ransistors with Nanoscale Gate-All-Around", *Nanoscale research letters*, vol. 11, pp. 210, 2016.
- [6] G. Larrieu, Y. Guerfi, X. L. Han and N. Clément "Sub-15 nm gate-all-around field effect transistors on vertical silicon nanowires", *Solid-State Electronics*, vol. 130, pp. 9-14, 2017.
- [7] N. Clément, X. L. Han and G. Larrieu, "Electronic transport mechanisms in scaled gate-all-around silicon nanowire transistor arrays", *Appl. Phys. Lett.*, vol. 103, pp. 263504-1-5, 2013.
- [8] C. Mukherjee, J. Pezard, G. Larrieu and C. Maneux, "1/f Noise in 3D vertical gate-all-around junction-less silicon nanowire transistors," *Proc. 47th European Solid-State Device Research Conference* (ESSDERC), Leuven, 2017, pp. 34-37.
- [9] F. Lim, F. Ávila-Herrera, A. Cerdeira and B. Iñiguez, "A compact explicit DC model for short channel Gate-All-Around junctionless MOSFETs", *Solid State Electron*, vol. 131, pp. 24-29, 2017.
- [10]G. Zhu et al., "Subcircuit Compact Model for Dopant-Segregated Schottky Gate-All-Around Si-Nanowire MOSFETs," Trans. Electron Dev., vol. 57, no. 4, pp. 772-781, April 2010. doi: 10.1109/TED.2010.2041513.