Conference Papers Year : 2020

Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors

Abstract

This paper presents a physics based, computationally efficient compact modeling approach for 3D vertical gate-all-around junctionless nanowire transistor (JLNT) arrays designed for future high performance computational logic circuit. The model features an explicit continuous analytical form adapted for a 14 nm channel JLNT technology and has been validated against extensive characterization results on a wide range of JLNT geometry, depicting good accuracy. Finally, preliminary logic circuit simulations have been performed for benchmarking performances of transistor logic circuits, such as inverters and ring oscillators, designed using the developed model.

Fichier principal
Vignette du fichier
Final_paper_EUROSOI_ULIS.pdf (678.37 Ko) Télécharger le fichier
Origin Files produced by the author(s)
Licence
Loading...

Dates and versions

hal-02869216 , version 1 (15-06-2020)

Licence

Identifiers

  • HAL Id : hal-02869216 , version 1

Cite

Mukherjee Chhandak, Guilhem Larrieu, Cristell Maneux. Compact Modeling of 3D Vertical Junctionless Gate-all-around Silicon Nanowire Transistors. EuroSOI-ULIS 2020, Sep 2020, Caen, France. ⟨hal-02869216⟩
204 View
449 Download

Share

  • More