

# High-Voltage SiC-JFET Fabrication and Full Characterization

Besar Asllani, Pascal Bevilacqua, A. Zaoui, G Grosset, Dominique Planson,

Hervé Morel

### ► To cite this version:

Besar Asllani, Pascal Bevilacqua, A. Zaoui, G Grosset, Dominique Planson, et al.. High-Voltage SiC-JFET Fabrication and Full Characterization. ECSCRM'18, Sep 2018, Birmingham, United Kingdom. pp.TU.P\_BP5. hal-02428523

## HAL Id: hal-02428523 https://hal.science/hal-02428523v1

Submitted on 6 Jan 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

## High-Voltage SiC-JFET Fabrication and Full Characterization

#### B. Asllani<sup>1</sup>, P. Bevilacqua<sup>1</sup>, A. Zaoui<sup>1</sup>, G. Grosset<sup>2</sup>, D. Planson<sup>1</sup> and H. Morel<sup>1</sup> <sup>1)</sup> Univ Lyon, INSA Lyon, CNRS, AMPERE, F-69621 Villeurbanne, France 2) ION BEAM SERVICES, F-13790 PEYNIER , France herve.morel@insa-lyon.fr

Silicon Carbide (SiC) enables to develop high-voltage devices. The present study focuses on JFETs. The targeted rating was 3300 V, 20 A.

To reach these characteristics a vertical structure with vertical and lateral channels was designed as shown in Fig. 1. The lateral channel enables an easy design with a low absolute value of the gate-source threshold voltage. It is easier to manufacture but yields a higher on-state resistance ( $R_{ON}$ ) in comparison with a pure vertical channel.

Devices are fabricated on a n-type epitaxial layer (supplied by Showa Denko) with a thickness of 32.7 µm and a doping concentration of 9.7x10<sup>14</sup> cm<sup>-3</sup>. 13 photolithography mask levels were used. A double gate structure one buried gate fabricated by ion implantation and a surface gate obtained by epitaxy regrowth. The edge termination of the JFETs includes a MESA structure and junction termination extension (JTE). The front side and back side metalizations are in Ag. The second passivation uses polyimide.

Electrical characteristics	Die dimensions (mm)	Source pad dimensions (mm)	Gate pad dimensions (mm)	
3300V/20A	5,8 x 5,8	3,91x2,21	0,96x0,96	

Best dies were diced and packaged to enable high current measurements. The packaging was an optimization of Iso4 standard package made by DeepConcept Company as shown in Fig. 2. The size is the same but the internal design is optimized for SiC and for 3300 V voltage. The package can operate up to 200°C. In this case, the support is a metal one: (Cu, Al + termination Ni, Au, Ag).

The electrical characterization includes: standard static characteristics as the output characteristic (Fig. 3), the transfer characteristic, dynamic characteristics like Crss, Ciss. For such standard characterization a Keysight B1506A curve tracer was used. An IWATSU CS-5400 curve tracer was used for measuring the on-resistance versus the temperature. A specific test-bench for high voltage double pulsed test was used for the switching characterization (Fig. 4) and the associated turn-on and turn-off switching energy.

The final paper will present with further details, the main device characteristics for a datasheet like construction, the measurement protocols, and the associated test benches. Moreover turn-on and turn-off switching losses will be included in the range 500 V – 2000 V.

**Acknowledgments**: the authors would like to thank FilSiC project in the framework of the French research program, Investments for the Future, for financial support (FilSiC: Convention n°O13953-410188).



Fig. 1: Schematic of the designed JFET structure



*Fig. 3: Output Characteristics @* 25 °*C* – 32-J4 - B1506



Fig. 2: A JFET die on its package





Parameter	Symbol	Conditions	Min	Avr	Max	Units
Drain-source voltage	$\mathbf{V}_{\text{DS}}$			2000		V
Gate-Source voltage	V <sub>GS</sub>			-20 to 2		V
Continuous drain current	$\mathbf{i}_{\mathrm{D}}$	T <sub>J</sub> =150 °C		13		А
Drain-source breakdown voltage	$\mathrm{BV}_{\mathrm{DS}}$	$V_{GS}$ = -20 V, T <sub>J</sub> =25 °C, i <sub>D</sub> = 1 mA	1950	2650	3300	V
Drain-source on-resistance	$R_{DS}^{ON}$	$V_{GS}$ = 0 V, T <sub>J</sub> =25 °C, $i_{D}$ = 5 A	0.49	0.52	0.58	Ω
Gate threshold voltage	$V_{\text{TH}}$	V <sub>DS</sub> =20 V, i <sub>D</sub> = 100 mA	-18.5	-18	-17.2	V
Input capacitance	C <sub>ISS</sub>	$V_{GS}$ = -20 V, $V_{DS}$ = 100 V, $T_{J}$ =25		1470		pF
Output capacitance	Coss	] °C,		170		pF
Reverse transfer capacitance	C <sub>RSS</sub>			160		pF
Thermal resistance, junction-to- case	$R_{TH}^{JC}$	Estimated		0.26		°C/W

*Fig. 4: Double pulse test measurements 2 kV,* ~ 12 A