

# Cubicle-W: Parameterized Model Checking on Weak Memory

Sylvain Conchon, David Declerck, Fatiha Zaïdi

## ► To cite this version:

Sylvain Conchon, David Declerck, Fatiha Zaïdi. Cubicle-W: Parameterized Model Checking on Weak Memory. IJCAR 2018 - International Joint Conference on Automated Reasoning, Jul 2018, Oxford, United Kingdom. pp.152-160. hal-02420590

## HAL Id: hal-02420590 https://hal.science/hal-02420590

Submitted on 20 Dec 2019

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

### Cubicle- $\mathcal{W}$ : Parameterized Model Checking on Weak Memory

Sylvain Conchon<sup>1,2</sup>, David Declerck<sup>1,2</sup>, and Fatiha Zaïdi<sup>1</sup>

<sup>1</sup> LRI (CNRS & Univ. Paris-Sud), Université Paris-Saclay, F-91405 Orsay
<sup>2</sup> Inria, Université Paris-Saclay, F-91120 Palaiseau

**Abstract.** We present Cubicle-W, a new version of the Cubicle model checker to verify parameterized systems under weak memory models. Its main originality is to implement a backward reachability algorithm modulo weak memory reasoning using SMT. Our experiments show that Cubicle-W is expressive and efficient enough to automatically prove safety of concurrent algorithms, for an arbitrary number of processes, ranging from mutual exclusion to synchronization barriers.

Keywords: Parameterized Model Checking, MCMT, SMT, Weak Memory

#### 1 Introduction

Concurrent algorithms are usually designed under the sequential consistency (SC) memory model [20] which enforces a global-time linear ordering of (read or write) accesses to shared memories. However, modern multiprocessor architectures do not follow this SC semantics. Instead, they implement several optimizations which lead to relaxed consistency models on shared memory where read and write operations may be reordered. For instance, in x86-TSO [21, 22] writes can be delayed after reads due to a store buffering mechanism. Other relaxed models (PowerPC [6], ARM) allow even more types of reorderings.

The new behaviors induced by these models may make out-of-the-shelf algorithms incorrect for subtle reasons mixing interleaving and reordering of events. In this context, finding bugs or proving the correctness of concurrent algorithms is very challenging. The challenge is even more difficult if we consider that most algorithms are *parameterized*, that is designed to be run on architectures containing an arbitrary (large) number of processors.

One of the most efficient technique for verifying concurrent systems is model checking. While this technique has been used to verify parameterized algorithms [12, 5, 4, 16, 9, 2] and systems under some relaxed memory assumptions [7, 11, 10, 3, 2], hardly any state-of-the-art model checker support *both* parameterized verification and weak memory models [2].

Work supported by the French ANR project PARDI (ANR-16-CE25-0006)

In this paper, we present Cubicle- $\mathcal{W}$  [1], the new version of the Cubicle [13–15] model checker for verifying safety properties of parameterized array-based transition systems on weak memory. Cubicle- $\mathcal{W}$  is a conservative extension which allows the user to manipulate both SC and weak variables. Its relaxed consistency model is similar to x86-TSO : each process has a FIFO buffer of pending store operations whose side effect is to delay the outcome of its memory writes to all processes.

Like Cubicle, Cubicle- $\mathcal{W}$  is based on the MCMT framework of Ghilardi and Ranise [17]. Its core extends the SMT-based backward reachability procedure with a new pre-image computation which takes into account the delays between write and read operations. In order to consider only coherent read/write pairs, Cubicle- $\mathcal{W}$  relies on a buffer-free memory model inspired by the logical framework of [8] which is implemented as a new theory in its SMT solver. Cubicle- $\mathcal{W}$  is an open-source software freely available at http://cubicle.lri.fr/cubiclew.

#### 2 Tool Presentation

The syntax of Cubicle-W extends Cubicle's with new constructs for manipulating weak memories. The reader can refer to [13] for the description of Cubicle's input language.

Variable and array declarations can now be prefixed by the keyword **weak** for defining weak memories.

```
weak var X : int
weak array A[proc] : bool
```

Transitions in Cubicle-W have the same syntactic guard/action form as in Cubicle and they are also supposed to be executed atomically. The new feature is that they must now have *at least* one parameter which represents the process that performs the operations. This parameter is identified using the [.] notation. For instance, in the following example, the parameter [i] of transition t1 represents the process performing all read/write operations on X, A[i] and A[j] when t1 is triggered.

```
transition t1 ([i] j)
requires { X = 42 && A[i] = False }
{ A[j] := False }
```

Even if there is no use of parameter [i] in transitions' guards and actions, this parameter is still mandatory, as in the transition t2 below, to indicate which process performs the operations.

```
transition t2 ([i]) { X := 42 }
```

Note that, as Cubicle-W's transitions are atomic, having several processes performing reads or writes operations in the same transition would require an unrealistic powerful synchronization mechanism between processes. The main aspect of our relaxed memory semantics is that, from a global viewpoint, the effect of a write operation on a weak memory is not immediately visible to all processes. It is only locally visible to the process that performs it. For instance, if some process i executes the transition t2 above, then X = 42 is true for i after the transition (as the effect of the assignment is immediately locally visible), while all other processes can still read a different value for X.

To enforce the global visibility of a write operation, one has to use a *memory barrier*. In Cubicle-*W*, barriers are provided as a new built-in predicate fence(). When used in the guard of a transition, fence is true only when the FIFO buffer of the parameter [i] of the transition is empty. For instance, if a process executes t2 then the following transition t3:

```
transition t3 ([i]) requires { fence() }{ ... }
```

the **fence** predicate in **t3**'s guard ensures that the effect of all previous assignments done by **i** are visible to all processes after **t3**. Note that **fence** is not an action: it does not force buffers to be flushed on memory, but just *waits* for a buffer to be empty. As a consequence, it can only be used in a guard.

Implicit memory barriers are also activated when a transition contains both a read and a write to weak variables (not necessarily the same). For instance, the execution of the following transition t4 guarantees that the buffer of process i is empty *before* and *after* t4.

```
transition t4 ([i])
requires { A[i] = False }
{ X := 1 }
```

Because there is no unique view of the contents of weak variables, one can not talk about *the value* of X, but rather the value of X from the *point of view* of a process i, denoted iOX in Cubicle-W. This notation is used when describing unsafe states. For instance, in the following formula, a state is defined as unsafe when there exist two (distinct) processes i and j reading respectively 42 and 0 in the weak variable X:

```
unsafe (i j) { i@X = 42 && j@X = 0 }
```

This notation is not used for describing initial states as Cubicle-W implicitly assumes that *all* processes have the same view of each weak variable in those states. For instance, the following formula defines initial states where, for all processes, X equals 0 and all cells of array A contain False.

init (i) { X = 0 && A[i] = False }

Finally, it is important to note that non weak arrays are restricted to be used only locally by processes: given a non weak array T, only i can read or write to T[i].

#### 3 Backward Reachability Modulo Weak Memory

The core of Cubicle- $\mathcal{W}$  is an extension of Cubicle's symbolic backward reachability algorithm [13, 14]. We first briefly recall how the original Cubicle works, then we give details about our new algorithm.

States in Cubicle are represented by cubes, i.e., formulas of the form  $\exists \bar{i}.(\Delta \land F)$ , where  $\bar{i}$  is a set of process variables,  $\Delta$  is the conjunction of all disequations between the variables in  $\bar{i}$  and F is a conjunction of literals. Each literal in F is a comparison  $(=, \neq, <, \leq)$  between two terms. A term can be a constant (integer, boolean, real, constructor), a process variable (i), a variable (X) or an array access (A[i], where i is a process variable). All process variables in a state are implicitly existentially quantified. Initial states are represented by a universally quantified formula I of the form  $\forall \bar{i}.(\Delta \land F)$ , where  $\Delta$  and F are as described above.

The core of Cubicle is a symbolic backward reachability loop that maintains two collections of states: Q contains the states to visit (it is initialized with the states declared as **unsafe**), and  $\mathcal{V}$  is filled with the visited states (initially empty). Each iteration of the loop performs the following operations:

- 1. (pop) retrieve and remove a formula  $\varphi$  from Q
- 2. (safety test) check the satisfiability of  $\varphi \wedge I$ , i.e. determine if the states described by  $\varphi$  intersect with the initial states I. If so, the system is declared as unsafe
- 3. (fixpoint test) check if  $\varphi \models \mathcal{V}$  is valid, i.e. determine if the states described by  $\varphi$  have already been visited. If so, discard  $\varphi$  and go back to 1
- 4. (pre-image computation) compute the pre-image  $pre(\varphi, t)$  of  $\varphi$  for all instances of transitions t, i.e. determine the set of states that can reach  $\varphi$  in one step by applying t with the processes identifiers #1, ..., #n as parameters, add these states to Q and add  $\varphi$  to  $\mathcal{V}$ .

If  $\mathcal{Q}$  is empty at step 1, then all the states space has been explored and the system is declared *safe*. Note that the (non-trivial) fixpoint and safety tests are discharged to an embedded SMT solver.

Cubicle-W uses the same procedure but some operations have been extended to reason modulo an axiomatic description of our weak memory model. This axiomatization uses the notion of *events* to describe weak memory accesses and a global-happens-before (*ghb*) relation defined as a partial order relation over these events. This relation is used to determine if an execution is valid.

Our logic is extended with new literals to represent read and write operations on weak memories. We assume given a (countable) set of events  $\mathcal{E}$ . A literal of the form  $e: \operatorname{Rd}_{X}(i)$  denotes a read access on variable X by a process *i* labeled with an event identifier  $e \in \mathcal{E}$ . Similarly, literals of the form  $e: \operatorname{Wr}_{X}(i)$  represent write accesses. The value returned by a read (resp. assigned by a write) is given by the term val(e), where *e* is the event identifier associated to the operation. Operations on weak arrays are represented by literals of the form  $e: \operatorname{Rd}_{A}(i, j)$  and  $e: \operatorname{Wr}_{A}(i, j)$ , which represent an access by a process *i* to the cell *j* of an array *A*. Last, there is also literals of the form  $e: \operatorname{fence}(i)$  which indicate that a process i has a memory barrier on the event e, where e is an event identifier associated to a read by the same process.

The reachability loop of Cubicle-W implements a new pre-image computation. At step 4,  $pre(\varphi, t)$  is modified so that read and write operations from t give rise to Rd and Wr literals labeled with fresh event identifiers. These new events are ordered w.r.t the older ones in the *ghb* relation expressed by predicates of the form  $ghb(e_1, e_2)$ , indicating that event  $e_1$  is *ghb-before* (i.e., occurs before) event  $e_2$ . The ghb-ordering of events is built w.r.t. the following rules:


- New read events are *ghb-before* old read and write events from the same process.
- New write events are *ghb-before* old write events from the same process, however they are *ghb-before* old reads events from the same process only if there is a fence on these reads.
- New write events are *ghb-before* all the old write events to the same variable.
- New read events are *ghb-before* all the old write events to the same variable.

Finally, when a memory fence is encountered, a literal e:fence(i) is added on all old reads events e which belong to the process i executing the transition.

The treatment of write events is also specific when we have to consider the delays introduced by store buffers: when a new write event e is produced, all possible combinations of e with older compatible reads are considered (unlike in SC), as a write operation may or may not satisfy subsequent reads. By compatible read, we mean a read on the same variable or array cell as the write, though we may also consider the constant values associated to these events in order to obtain a more accurate set of compatible reads. The connection between a write and an older read obeys the following rules:

- When the write event satisfies an old read event from a different process, the write is *ghb-before* the read.
- When the write event does not satisfy an old read event from a different process, the read is *ghb-before* the write.
- When the write and the read events belong to the same process, none of them is considered *ghb-before* the other (unless there is a fence on the read event).

In order to show how our reachability procedure works, we consider the simple parameterized mutual exclusion algorithm and the exploration graph given below. Cubicle-W starts with the unsafe formula in node 1. Then, each node represents the result of a pre-image computation by an instance of a transition (denoted by the label of the edge). Remark that formulas in the graph's nodes are implicitly existentially quantified and that a process identifier i is written  $\#_i$ .



We focus on node 3 which results from the pre-image of node 1 by  $t\_enter(#2)$  then  $t\_enter(#1)$ . In this state, both processes have read False in X (events  $e_1$  and  $e_2$ ). Also, since there is a memory barrier in  $t\_enter$ , both reads are associated to a fence literal. The pre-image of node 3 by  $t\_req(#2)$  introduces a new write event e3:WrX(#2,#2) with an associated value val(e3) = True. Since there is a memory barrier e1:fence(#2) on e1 by the same process #2, we add ghb(e3,e1) in the formula. Now, this new write event may or may not satisfy the read e2, so we must consider both cases (node 4 and 5).

In node 4, event e3 satisfies e2. The equality val(e2) = val(e3) is then added to the formula which obviously makes it inconsistent. In node 5, the write e3 does not satisfy the read e2, then the value val(e3) is discarded and ghb(e2,e3) is added to the formula. Similarly, the pre-image of node 5 by t\_req(#1) yields the formula in state 6 where the new write e4 does not satisfy the read e1. Now, the *ghb* relation is not a valid partial order as the sequence ghb(e2,e3), ghb(e3,e1), ghb(e1,e4), ghb(e4,e2) forms a cyclic relation. Therefore, this state is discarded and the program is declared *safe*.

Remark that if we removed the fence predicate in t\_enter, then we would only have ghb(e3,e1),ghb(e4,e2) in state 6, which is a valid partial order relation, so the formula would intersect with the initial state and the program would be *unsafe*.

#### 4 Benchmarks and Conclusion

We have evaluated Cubicle-W on some classical parameterized concurrent algorithms (available on the tool's webpage). Most of these algorithms are abstraction of real world protocols, expressed with up to eight transitions and up to four weak variables or two unbounded weak arrays. The spinlock example is a manual translation of an actual x86 implementation of a spinlock from the Linux 2.6 kernel. We compared Cubicle-W's performances with state-of-the-art model checkers supporting the TSO weak memory model, since our model is similar. The model checkers we used are CBMC [7], Trencher [11, 10], MEMORAX [3] and Dual-TSO [2]. As most of these tools do not support parameterized systems, we used them on fixed-size instances of our benchmarks and increased the number of processes until we obtained a timeout (or until we reached a high number of processes, *i.e.* 11 in our case). Dual-TSO supports a restricted form of parameterized systems, but does not allow process-indexed arrays, which are often needed to express parameterized programs. When it was possible, we used it on both parameterized and non parameterized versions of our benchmarks.

		Cubicle	Memorax	Memorax	Trencher	CBMC	CBMC	Dual
		W	SB	PB		Unwind 2	Unwind 3	TSO
naive	US	0.04s [N]	-	-	-	-	-	NT [N]
mutex			TO [6]	TO [10]	TO [5]	23.6s [11]	5m37s [11]	TO [6]
			7m54s [5]	12m02s [9]	10.1s [4]	14.7s [10]	3m39s [10]	1m12s [5]
naive	S	0.30s [N]	-	-	-	-	-	NT [N]
mutex			TO [5]	TO [11]	TO [6]	TO [5]	TO [3]	TO [5]
			23.3s [4]	2m28s [10]	54.8s [5]	2m24s [4]	19.4s [2]	35.7s [4]
lamport	US	0.10s [N]	-	-	-	-	-	NT [N]
			TO [4]	TO [4]	KO [4]	7m42s [11]	TO [7]	TO [6]
			17.4s [3]	25.4s [3]	1.73s [3]	4m29s [10]	5m12s [6]	13m12s [5]
lamport	S	0.60s [N]	—	-	-	-	-	NT [N]
			TO [3]	TO [4]	KO [5]	TO [4]	TO [3]	TO [4]
			0.14s [2]	3m02s [3]	3.37s [4]	8m39s [3]	1m55s [2]	9.42s [3]
spinlock	S	0.07s [N]	—	-	-	-	-	TO [N]
[22]			TO [5]	TO [7]	TO [7]	TO [3]	TO [3]	TO [6]
			8m51s [4]	9m52s [6]	21.45s [6]	19.58s [2]	5m08s [2]	1m16s [5]
sense [19]	S	0.06s [N]	—	-	—	-	-	NT [N]
reversing			TO [3]	TO [3]	TO [5]	TO [9]	TO [4]	TO [3]
barrier			0.34s [2]	0.09s [2]	1m58s 🚊 [4]	12m25s [8]	1m43s [3]	0.09s [2]
arbiter	S	0.18s [N]	-	-	-	-	-	NT [N]
v1 [18]			TO [1+2]	TO [1+2]	KO [1+5]	TO [1+6]	TO [1+3]	TO [1+6]
					4.57s [1+4]	12m02s [1+5]	44.3s [1+2]	2m45s 🚆 [1+5]
arbiter	S	13.5s [N]	-	-	-	-	-	NT [N]
v2 [18]			TO [1+2]	TO [1+2]	KO [1+4]	TO [1+4]	TO [1+2]	TO [1+3]
					1.62s [1+3]	2m56s [1+3]		24.2s [1+2]
two	S	54.1s [N]	—	-	-	-	-	NT [N]
phase			TO [2]	TO [4]	TO [4]	TO [11]	TO [11]	TO [3]
commit				39.7s [3]	7.08s 🚊 [3]	12m39s [10]	13m41s [10]	12.3s [2]

The table above gives the running time for each benchmark, with the number of processes between square brackets, where N indicates the parametric case. The second column indicates whether the program is expected to be unsafe (US) or safe (S). Unsafe programs have a second version that was fixed by adding fence predicates. 2 indicates that a tool gave a wrong answer. **KO** means that a tool crashed. **NT** indicates a benchmark that was not translatable to Dual-TSO.

The tests were run on a MacBook Pro with an Intel Core i7 CPU @ 2,9 Ghz and 8GB of RAM, under OSX 10.11.6. The timeout (TO) was set to 15 minutes.

These results show that in spite of the relatively small size of each benchmark, state-of-the-art model checkers suffer from scalability issues, which justifies the

use of parameterized techniques. Cubicle- $\mathcal{W}$  is thus a very promising approach to the verification of concurrent programs that are both parameterized and operating under weak memory. We have yet to tackle larger programs, which can be achieved by adapting Cubicle's invariant generation mechanism to our weak memory model.

#### References

- 1. Cubicle-W, http://cubicle.lri.fr/cubiclew/
- 2. Abdulla, P.A., Atig, M.F., Bouajjani, A., Ngo, T.P.: The benefits of duality in verifying concurrent programs under TSO. In: CONCUR (2016)
- 3. Abdulla, P.A., Atig, M.F., Chen, Y., Leonardsson, C., Rezine, A.: Memorax, a precise and sound tool for automatic fence insertion under TSO. In: TACAS (2013)
- 4. Abdulla, P.A., Delzanno, G., Henda, N.B., Rezine, A.: Regular model checking without transducers. In: TACAS (2007)
- 5. Abdulla, P.A., Delzanno, G., Rezine, A.: Parameterized verification of infinite-state processes with global conditions. In: CAV (2007)
- Alglave, J., Fox, A., Ishtiaq, S., Myreen, M.O., Sarkar, S., Sewell, P., Nardelli, F.Z.: The semantics of power and arm multiprocessor machine code. In: DAMP (2008)
- 7. Alglave, J., Kroening, D., Nimal, V., Tautschnig, M.: Software verification for weak memory via program transformation. In: ESOP (2013)
- 8. Alglave, J., Maranget, L., Tautschnig, M.: Herding cats: Modelling, simulation, testing, and data mining for weak memory. ACM TPLS (2014)
- 9. Apt, K.R., Kozen, D.C.: Limits for automatic verification of finite-state concurrent systems. Inf. Process. Lett. (1986)
- Bouajjani, A., Calin, G., Derevenetc, E., Meyer, R.: Lazy tso reachability. In: FASE (2015)
- 11. Bouajjani, A., Derevenetc, E., Meyer, R.: Checking and enforcing robustness against tso. In: ESOP (2013)
- 12. Clarke, E.M., Grumberg, O., Browne, M.C.: Reasoning about networks with many identical finite-state processes. In: PODC (1986)
- Conchon, S., Goel, A., Krstić, S., Mebsout, A., Zaïdi, F.: Cubicle: A parallel smtbased model checker for parameterized systems: Tool paper. In: CAV (2012)
- Conchon, S., Goel, A., Krstic, S., Mebsout, A., Zaidi, F.: Invariants for Finite Instances and Beyond. In: FMCAD (2013)
- Conchon, S., Mebsout, A., Zaïdi, F.: Certificates for parameterized model checking. In: FM (2015)
- German, S.M., Sistla, A.P.: Reasoning about systems with many processes. J. ACM (1992)
- 17. Ghilardi, S., Ranise, S.: MCMT: A model checker modulo theories. In: IJCAR (2010)
- 18. Goeman, H.J.M.: The arbiter: an active system component for implementing synchronizing primitives. Fundam. Inform. (1981)
- 19. Herlihy, M., Shavit, N.: The Art of Multiprocessor Programming (2008)
- 20. Lamport, L.: How to make a multiprocessor computer that correctly executes multiprocess programs. IEEE Trans. Comput. (1979)
- Owens, S., Sarkar, S., Sewell, P.: A better x86 memory model: X86-TSO. In: TPHOL (2009)
- 22. Sewell, P., Sarkar, S., Owens, S., Nardelli, F.Z., Myreen, M.O.: X86-TSO: A rigorous and usable programmer's model for x86 multiprocessors. CACM (2010)