Hardware-Software Co-Design for Security: ECC Processor Example - Archive ouverte HAL Access content directly
Conference Papers Year : 2019

Hardware-Software Co-Design for Security: ECC Processor Example

Arnaud Tisserand

Abstract

Designing accelerators or blocks for security and cryptography in hardware usually leads to mode efficient and secure solutions than pure software implementations. But this can also lead to a flexibility problem: e.g. limited updates and adaptation to various security levels. We will present some ideas and results on the design of cryptoprocessors mixing hardware efficiency (speed, energy and security) and software flexibility in the case of elliptic curve cryptography for embedded systems.
slides-silm-nov19.pdf (4.77 Mo) Télécharger le fichier
Origin Files produced by the author(s)

Dates and versions

hal-02374396 , version 1 (21-11-2019)

Identifiers

  • HAL Id : hal-02374396 , version 1

Cite

Arnaud Tisserand. Hardware-Software Co-Design for Security: ECC Processor Example. Workshop on the Security of Software / Hardware Interfaces, Nov 2019, Rennes, France. ⟨hal-02374396⟩
145 View
81 Download

Share

Gmail Mastodon Facebook X LinkedIn More