



**HAL**  
open science

## Buffer breakdown in GaN-on-Si HEMTs: A comprehensive study based on a sequential growth experiment

Matteo Borga, Matteo Meneghini, Davide Benazzi, Eleonora Canato, Roland Püsche, Joff Derluyn, Idriss Abid, F Medjdoub, Gaudenzio Meneghesso, Enrico Zanoni

### ► To cite this version:

Matteo Borga, Matteo Meneghini, Davide Benazzi, Eleonora Canato, Roland Püsche, et al.. Buffer breakdown in GaN-on-Si HEMTs: A comprehensive study based on a sequential growth experiment. *Microelectronics Reliability*, 2019, 100-101, pp.113461. 10.1016/j.microrel.2019.113461 . hal-02356751

**HAL Id: hal-02356751**

**<https://hal.science/hal-02356751>**

Submitted on 2 Dec 2020

**HAL** is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.


L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.



ELSEVIER

Contents lists available at ScienceDirect

## Microelectronics Reliability

journal homepage: [www.elsevier.com/locate/microrel](http://www.elsevier.com/locate/microrel)

## Buffer breakdown in GaN-on-Si HEMTs: A comprehensive study based on a sequential growth experiment

M. Borga<sup>a,\*</sup>, M. Meneghini<sup>a</sup>, D. Benazzi<sup>a</sup>, E. Canato<sup>a</sup>, R. Püsche<sup>b</sup>, J. Derluyn<sup>b</sup>, I. Abid<sup>c</sup>,  
F. Medjdoub<sup>c</sup>, G. Meneghesso<sup>a</sup>, E. Zanoni<sup>a</sup>

<sup>a</sup> Department of Information Engineering, University of Padova, 35131 Padova, Italy

<sup>b</sup> EpiGaN, 3500 Hasselt, Belgium

<sup>c</sup> IEMN-CNRS, 59652 Villeneuve d'Ascq, France

### ABSTRACT

The aim of this work is to investigate the breakdown mechanisms of the layers constituting the vertical buffer of GaN-on-Si HEMTs; in addition, for the first time we demonstrate that the breakdown field of the AlN nucleation layer grown on a silicon substrate is equal to 3.2 MV/cm and evaluate its temperature dependence.

To this aim, three samples, obtained by stopping the epitaxial growth of a GaN on Silicon stack at different steps, are studied and compared: Si/AlN, Si/AlN/AlGaIn, full vertical stack up to the Carbon doped buffer layer.

The current-voltage (IV) characterizations performed at both room temperature and high temperature show that: (i) the defectiveness of the AlN nucleation layer is the root cause of the leakage through an AlN/Silicon junction, and causes the vertical I-V characteristics to have a high device-to-device variability; (ii) the first AlGaIn layer grown over the AlN, beside improving the breakdown voltage of the whole structure, causes the leakage current to be more stable and uniform across the sample area; (iii) a thick strain-relief stack and a carbon-doped GaN buffer enhance the breakdown voltage up to more than 750 V at 170 °C, and guarantee a remarkably low device-to-device variability. Furthermore, a set of constant voltage stress on the Si/AlN sample demonstrate that the aluminum nitride layer shows a time dependent breakdown, with Weibull-distributed failures and a shape factor greater than 1, in line with the percolation model.

### 1. Introduction

Gallium nitride (GaN) based transistors are promising devices in the voltage range between 200 V and 1200 V [1], being suitable for the next generation of switching power converters. Thanks to the high breakdown field of GaN, which is greater than 3 MV/cm [2], the devices can withstand high voltages, showing an excellent robustness toward OFF-state condition. Moreover, growing the GaN material system over a silicon substrate, improve the process yield and reduces the costs of the final device.

The optimization of the GaN-on-Silicon technology is crucial to improve the efficiency of power High Electron Mobility Transistors (HEMTs), by reducing the leakage losses between drain and substrate when the devices are kept in a high-voltage OFF-state condition. Different approaches have been exploited in order to improve the vertical robustness of the devices, such as a partial removal of the silicon substrate in the drain-gate region [3,4], or a local doping of the silicon substrate below the drain contact [5]. Nevertheless, we recently presented a study [6] on the failure statistics, demonstrating that the failure of a complete GaN-on-Si structure show a time dependent breakdown, with Weibull distributed time to failure. Previous works in literature studied the conduction mechanisms through the vertical stack,

showing that the vertical leakage current is determined by a Space Charge Limited conduction through trap states within the materials [7,8]. In addition, Li et al. [9] presented an extensive analysis on the conduction mechanisms through the nucleation layer grown on silicon, showing that the defects, deep levels, and interfacial states, play a key role in the current conduction through a defective AlN layer.

The aim of this paper is to investigate the breakdown mechanisms in the vertical buffer used for the fabrication of GaN-on-Si HEMTs. To this aim, we carried out a **buffer-decomposition experiment**: three different wafers were fabricated, where the epitaxial growth was interrupted at different stages. In this way we were able to separately evaluate the role of the AlN nucleation layer, of the AlGaIn buffer, and of the vertical stack up to the C-doped layer on the conduction and breakdown processes. We also show **the temperature dependence** of the current through the tested structures. Moreover, focusing on the Silicon-AlN layer, we evaluate **for the first time the breakdown field of the AlN nucleation layer** grown on a silicon substrate, and its dependency on the ambient temperature. Finally, a set of constant voltage stresses suggest that the **failures of the AlN layer are Weibull-distributed**.


\* Corresponding author.

E-mail address: [borgamat@dei.unipd.it](mailto:borgamat@dei.unipd.it) (M. Borga).

<https://doi.org/10.1016/j.microrel.2019.113461>

Received 15 May 2019; Received in revised form 12 July 2019; Accepted 21 July 2019

0026-2714/ © 2019 Published by Elsevier Ltd.



**Fig. 1.** Schematic representation of the three tested samples. Sample A (left) consists of 200 nm thick layer of AlN grown on a conductive ( $1 \cdot 10^{19} \text{ cm}^{-3}$  boron-doped) silicon substrate. Sample B (center) has an additional 350 nm thick AlGaN layer. Sample C (right), over the AlN nucleation layer, has a 2350 nm thick strain-relief layer and a 2450 nm carbon doped ( $2 \cdot 10^{19} \text{ cm}^{-3}$ ) GaN layer.


## 2. Experimental details

In this work three different samples were tested and studied. The first sample consists of a 200 nm thick layer of AlN epitaxially grown on a conductive  $1 \cdot 10^{19} \text{ cm}^{-3}$  boron-doped silicon substrate; in the next paragraphs this will be referred as Sample A. The second sample, Sample B, has a similar structure to sample A, but over the thin AlN layer, an additional 350 nm thick  $\text{Al}_{70}\text{Ga}_{30}\text{N}$  layer is grown. Lastly, sample C is made up of a p-doped silicon substrate, a 200 nm AlN layer, a 2350 nm thick multi-layer AlGaN backbarrier, and a 2450 nm thick carbon doped GaN layer; the carbon doping concentration is  $2 \cdot 10^{19} \text{ cm}^{-3}$ . The ohmic Ti(40 nm)/Au(20 nm) contacts were defined by photolithography;  $95 \times 95 \mu\text{m}$  patterns have been used for the electrical measurements. The structures details are summarized in Fig. 1, while a schematic representation of the band diagrams at zero bias of the three described structures is shown in Fig. 2.

The voltage-current characterizations were carried out with a high voltage parameter analyzer Keysight B1505A, whose high voltage (HV) Source Measurement Unit (SMU) is limited at  $\pm 3 \text{ kV}$ , 4 mA. The breakdown voltage is extrapolated with a failure-current level of 8 mA.

The constant current stresses were performed by means of a Keithley 2410, a high voltage source meter limited at 1.1 kV, 20 mA. In order to determine the time to failure of a device, a threshold current level of  $1 \mu\text{A}$  was set.

The high temperature measurements were carried out heating the



**Fig. 2.** Schematic equilibrium band diagram of the studied samples: (top-left) sample A, (top-right) sample B and (bottom) sample C.

samples with a ceramic heater controlled by a Thorlabs TC 200 heater controller.


## 3. Results and discussion

The discussion is split in two sections. The first one addresses the comparison of the three samples, while the second one concerned the sample A, and is focused on the failure statistics of the AlN layer.

### 3.1. Current-voltage characterization

Several devices on each sample were submitted to a voltage sweep on the ohmic pad, while the substrate was grounded. These measurements have been carried out at  $30^\circ\text{C}$ ,  $100^\circ\text{C}$ , and  $170^\circ\text{C}$ . The applied voltage was swept from 0 V up to the failure of the device, so that both the leakage current behavior and the failure voltage were monitored on a single measurement as a function of the ambient temperature.

Sample A consists of just a thin AlN layer epitaxially grown over a conductive p-doped silicon substrate. The AlN layer, besides avoiding the Ga-Si eutectic reaction, acts as a base layer for the growth of the subsequent (Al)GaN layers. Due to the remarkably high lattice mismatch between the Aluminum Nitride and the Silicon as well as the low surface mobility of Al species during the epitaxial growth, the AlN layer has a high defectivity. This results in both an unstable current-voltage characteristic of the devices and a high device-to-device variability (Fig. 3(a)). The current behavior shows a low dependency on the ambient temperature, since the current mostly depends on the local defectivity of the material.



**Fig. 3.** (a) Current-voltage characteristics of the devices on sample A at different ambient temperature (i.e.  $30^\circ\text{C}$ ,  $100^\circ\text{C}$  and  $170^\circ\text{C}$ ). (b) Box chart of the failure voltages of the tested device of sample A. Right y-axis shows the corresponding electric field.

Due to the conductive nature of the silicon substrate, we can suppose that all the applied voltage drops on the AlN layer. Moreover, the AlN can be considered as an insulating material, meaning that the electric field through it is almost constant within the whole thickness. These two approximations allow us to estimate the maximum electric field that cause the breakdown of the AlN layer by calculating the ratio between the failure voltage and the thickness of the AlN layer (Fig. 3(b)). At 30 °C the mean breakdown electric field of the AlN layer results 3.2 MV/cm, and it drops to 2.78 MV/cm at 170 °C. These breakdown field values are compatible with previous works in literature [10,11].

The sample B has a thicker structure with respect to the sample A, and over the AlN nucleation layer, a first strain relief 350 nm thick AlGaIn layer was grown. Usually, in a GaN-on-Si stack, several AlGaIn layers are interposed between the nucleation layer and the GaN layer; the aim of these layers is to generate compressive stress to compensate for the thermal-mismatch-induced tensile stress that is generated during cool-down. At the same time, the strain fields at the layer transitions cause some of the threading dislocations to bend and thereby limit the density of the dislocations that propagate from the defective nucleation layer toward the subsequent layers. This guarantees a reduced defect and trap densities close to the active region of the final devices.

By comparing the current-voltage characteristics of the devices grown on sample B (Fig. 4(a)) with those grown on sample A, it is clear the role of the AlGaIn layer: the current-voltage curves of sample B results more stable, and the device-to-device variability is considerably reduced. Moreover, due to the higher total thickness of the epitaxial layers, the breakdown voltage of the devices on sample B is

considerably higher with respect to the failure voltage of the devices of sample A. In the case of sample B, the average electric field at the breakdown was calculated as the ratio of the failure voltage and the total thickness of the AlN and the AlGaIn layers, and it results 2.58 MV/cm at 30 °C. This calculation is a strong approximation, since a non-uniform partitioning of the applied voltage is present. The failure electric field of sample B is lower than the one calculated in sample A, meaning that the electric field is not uniformly distributed within the AlN/AlGaIn stack. This can be ascribed either to the different dielectric constant and the different conductivity of the two materials; moreover, also the piezoelectric charge may play a role in the voltage partitioning within the epitaxial layers. As on sample A, the higher ambient temperature results in a lowered breakdown voltage (Fig. 4(b)).

The third tested sample, sample C, consists of the AlN nucleation layer grown on a silicon substrate, a complete stack of AlGaIn strain relief layers, which prevents the dislocation to propagate through the epitaxial stack, and a 2450 nm thick carbon doped GaN layer. The aim of the C-doped layer is to prevent punch-through effect on the final devices, and to reduce the intrinsic conductivity of the GaN. Several works in literature show that this layer plays a crucial role not only in the vertical robustness but also in the stability of the devices under dynamic bias conditions.

The current-voltage characteristics of the sample C are shown in Fig. 5(a). Thanks to the thick epitaxial layer and thanks to the high material quality of the carbon doped GaN layer, Fig. 5(b) shows that the




Fig. 4. (a) Current-voltage characteristics of the devices on sample B at different ambient temperature (i.e. 30 °C, 100 °C and 170 °C). (b) Box chart of the failure voltages of the tested device of sample B. Right y-axis shows the corresponding electric field.




Fig. 5. (a) Current-voltage characteristics of the devices on sample C at different ambient temperature (i.e. 30 °C, 100 °C and 170 °C). (b) Box chart of the failure voltages of the tested device of sample C.




Fig. 6. (a) Current behavior during the constant voltage stress at 50 V of sample A. (b) Weibull plot of the failed devices submitted to the constant voltage stress at 50 V.

breakdown voltage is considerably improved (higher than 700 V), and there is a remarkably low variability among the tested devices. The ambient temperature has a clear impact on the current through the structure, causing this latter to be higher at higher temperatures. This can be explained either by the improved thermal generation of free charges within the semiconductors, and by the enhanced conductivity of the defective material under high temperature and high electric field conditions.

### 3.2. Constant voltage stress sample A

This section focuses on the failure mechanisms of the AlN layer grown on a silicon substrate. The leakage characterizations at different ambient temperatures show a very unstable behavior of the current with the applied voltage, thus indicating the high defectiveness of the material. Studying the failure statistic of this sample allow us to better understand if the defects play a role in the breakdown of the devices.

A set of constant voltage stresses were carried out by biasing at 50 V the ohmic contact on top of the AlN layer and by keeping the silicon substrate grounded. Due to the high conductivity of the silicon substrate, all the applied voltage drops on the AlN layer, thus allowing the study of its failure statistic. During these voltage stresses the ambient temperature was 30 °C.

In Fig. 6(a) one can observe the noisy behavior of the current through the AlN layer over the time; this can be ascribed to the defectiveness of the material, which results in a dynamic formation and disruption of leakage paths. Once a set of defects is aligned, a conductive path gets formed between the ohmic contact and the silicon

substrate, the device shows a catastrophic breakdown. This failure mechanism was previously defined as percolation [12], and it is typical of the breakdown of the dielectric materials.

By plotting the time to failure of a set of 10 devices grown on sample A on a Weibull plot (Fig. 6(b)), it can be noticed that the points perfectly align, meaning that the failure are Weibull distributed. The beta parameter value of the distribution extracted with 99% confidential level is 1.05, meaning that the failures are caused by a wear-out process that degrades the devices. The alpha parameter, which represent the time at which the 63.2% of the devices is expected to be failed, is 189 s for the adopted stress condition. The Weibull distribution of the failures agrees with the percolation model, confirming the hypothesis made on the failure mechanism of the AlN layer.

## 4. Conclusions

In this work we studied the electrical behavior of three different structures obtained by stopping the epitaxial growth of a standard GaN-on-Silicon process, showing that both the thickness and the composition of the epitaxial stack, beside enhancing the breakdown voltage, improve the material quality by limiting the propagation of defects and dislocations. Furthermore, for the first time we evaluated the critical electric of the AlN nucleation layer grown on a silicon substrate, which is equal to 3.2 MV/cm. In addition, focusing on sample A, we showed that the nucleation layer shows a wear-out process when submitted to a constant voltage stress, with Weibull-distributed times to failure, thus suggesting that a percolation process is the failure mechanism of the aluminum nitride layer.

## Declaration of Competing Interest

The authors declare that they have no known competing financial interests or personal relationships that could have appeared to influence the work reported in this paper.

## Acknowledgement

This work was partially supported by the project InRel-NPower (Innovative Reliable Nitride based Power Devices and Applications). This project has received funding from the European Union's Horizon 2020 - Research and Innovation Framework Programme under grant agreement No. 720527.

## References

- [1] H. Amano, et al., The 2018 GaN power electronics roadmap, *J. Phys. D. Appl. Phys.* 51 (16) (2018) 163001Apr <https://doi.org/10.1088/1361-6463/aaaf9d>.
- [2] N. Kaminski, O. Hilt, SiC and GaN devices – wide bandgap is not all the same, *IET Circuits Devices Syst.* 8 (3) (2014) 227–236 May <https://doi.org/10.1049/iet-cds.2013.0223>.
- [3] P. Srivastava, H. Oprins, M. Van Hove, J. Das, P.E. Malinowski, B. Bakeroot, D. Marcon, D. Visalli, X. Kang, S. Lenci, K. Geens, J. Viaene, K. Cheng, M. Leys, I. De Wolf, S. Decoutere, R.P. Mertens, G. Borghs, Si Trench Around Drain (STAD) technology of GaN-DHFETs on Si substrate for boosting power performance, 2011 Int. Electron Devices Meet, 2011, pp. 19.6.1–19.6.4, <https://doi.org/10.1109/IEDM.2011.6131587>.
- [4] N. Herbecq, I. Roch-Jeune, N. Rolland, D. Visalli, J. Derluyn, S. Degroote, M. Germain, F. Medjdoub, 1900 V, 1.6 mΩ cm<sup>2</sup> AlN/GaN-on-Si power devices realized by local substrate removal, *Appl. Phys. Express* 7 (3) (2014) 034103Mar <https://doi.org/10.7567/APEX.7.034103>.
- [5] H. Umeda, A. Suzuki, Y. Anda, M. Ishida, T. Ueda, T. Tanaka, D. Ueda, Blocking-voltage boosting technology for GaN transistors by widening depletion layer in Si substrates, 2010 Int. Electron Devices Meet, 2010, <https://doi.org/10.1109/IEDM.2010.5703400> pp. 20.5.1–20.5.4.
- [6] M. Borga, M. Meneghini, I. Rossetto, S. Stoffels, N. Posthuma, M. Van Hove, D. Marcon, S. Decoutere, G. Meneghesso, E. Zanoni, Evidence of time-dependent vertical breakdown in GaN-on-Si HEMTs, *IEEE Trans. Electron Devices* 64 (9) (2017) 3616–3621 Sep <https://doi.org/10.1109/TED.2017.2726440>.
- [7] C. Zhou, Q. Jiang, S. Huang, K.J. Chen, Vertical leakage/breakdown mechanisms in AlGaIn/GaN-on-Si structures, *IEEE Electron Device Lett.* 33 (8) (2012) 245–248, <https://doi.org/10.1109/ISPSD.2012.6229069>.
- [8] P. Moens, A. Banerjee, M.J. Uren, M. Meneghini, S. Karboyan, I. Chatterjee,

- P. Vanmeerbeek, M. Casar, C. Liu, A. Salih, E. Zanoni, G. Meneghesso, M. Kuball, M. Tack, Impact of buffer leakage on intrinsic reliability of 650V AlGaIn/GaN HEMTs, Tech. Dig. - Int. Electron Devices Meet. IEDM 2015–Decem (2015) 35.2.1–35.2.4, <https://doi.org/10.1109/IEDM.2015.7409831>.
- [9] X. Li, M. Van Hove, M. Zhao, B. Bakeroot, S. You, G. Groeseneken, S. Decoutere, Investigation on carrier transport through AlN nucleation layer from differently doped Si(111) substrates, IEEE Trans. Electron Devices 65 (5) (2018) 1721–1727 May <https://doi.org/10.1109/TED.2018.2810886>.
- [10] H. Yacoub, M. Eickelkamp, D. Fahle, C. Mauder, A. Alam, M. Heuken, H. Kalisch, A. Vescan, The effect of AlN nucleation growth conditions on the inversion channel formation at the AlN/silicon interface, 2015 73rd Annu. Device Res. Conf, 2015, pp. 175–176, , <https://doi.org/10.1109/DRC.2015.7175613>.
- [11] H. Yacoub, D. Fahle, M. Finken, H. Hahn, C. Blumberg, W. Prost, H. Kalisch, M. Heuken, A. Vescan, The effect of the inversion channel at the AlN/Si interface on the vertical breakdown characteristics of GaN-based devices, Semicond. Sci. Technol. 29 (11) (2014) 115012Nov <https://doi.org/10.1088/0268-1242/29/11/115012>.
- [12] R. Degraeve, G. Groeseneken, R. Bellens, J.L. Ogier, M. Depas, P.J. Roussel, H.E. Maes, New insights in the relation between electron trap generation and the statistical properties of oxide breakdown, IEEE Trans. Electron Devices 45 (4) (1998) 904–911, <https://doi.org/10.1109/16.662800>.