

Power Semiconductor Ageing Test Bench Dedicated to Photovoltaic Applications

Mouhannad Dbeiss, Yvan Avenas

▶ To cite this version:

Mouhannad D
beiss, Yvan Avenas. Power Semiconductor Ageing Test Bench Dedicated to Photovoltaic Applications. IEEE Transactions on Industry Applications, 2019, 55 (3), pp.3003–3010. 10.1109/TIA.2019.2897681 . hal-02350907

HAL Id: hal-02350907 https://hal.science/hal-02350907

Submitted on 17 May 2021

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers. L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Power semiconductor ageing test bench dedicated to photovoltaic applications

Mouhannad Dbeiss

French Alternative Energies and Atomic Energy Commission-National Solar Energy Institute (CEA-INES) Univ. Grenoble Alpes, CNRS, Grenoble INP^{*}, G2Elab, 38000 Grenoble, France Mouhannad.Dbeiss@hotmail.com

Abstract—This paper presents a new concept of semiconductor ageing test benches dedicated to photovoltaic inverters. The ageing profile is obtained by analyzing mission profiles of the current and the ambient temperature, extracted over several years from different photovoltaic plants. Accordingly, the ageing test is done by applying power cycling variable ambient temperature, power under using semiconductors in a Pulse Width Modulation inverter and under nominal conditions. The measurement and estimation of power losses and thermal models are then used to choose the ageing profile parameters adapted to the experimental setup. Finally, the preliminary experimental results of the accelerated ageing tests are presented in the case of silicon carbide MOSFETs power semiconductors. These results show a remarkable increase in the gate to source threshold voltage, the leakage currents and the drain to source on resistance.

Keywords—Power cycling; Photovoltaic inverter; Silicon carbide MOSFET;s Semiconductor failure indicators;

I. INTRODUCTION

Silicon Carbide (SiC) semiconductor devices are being increasingly used in power electronic applications, mainly because of their high switching speed, which improves the overall efficiency and/or the compactness of the inverters. On the other hand, in photovoltaic systems the DC/AC inverters have the highest failure rate, and the anticipation of its breakdowns is still difficult [1]. Thus, in order to study their main failure modes in laboratories, it is crucial to propose methods allowing for an acceleration of the ageing of the inverter devices. In this context, accelerated ageing of power modules is carried out under aggravated conditions of current (power cycling) or temperature (thermal cycling) to speed up the natural ageing process. It is used to help determining in a laboratory, the long-term effects of expected levels of stress within a shorter period of time. Unfortunately, by applying the accelerated ageing, mechanisms of failures that do not occur in the real application could be observed, while inversely other mechanisms that usually occur could be not recreated [2].

Thermal cycling consists on passively cycling the devices between two extreme temperatures, and hence inducing large variations in the whole module temperature. It should be noted that during thermal cycling the whole module has approximatively the same temperature. Power cycling consists Yvan Avenas

Univ. Grenoble Alpes, CNRS, Grenoble INP, G2Elab, 38000 Grenoble, France Yvan.avenas@g2elab.grenoble-inp.fr

in applying a series of current pulses, usually resulting in large variations of the junction temperature of semiconductor devices [3]-[4]. In other words, it is an active cycling, resulting in large temperature gradients inside the module. On the other hand, power cycling using the opposition method (also called back-to-back configuration) consists in cycling the power semiconductors in a single-phase PWM inverter, under nominal conditions. It is a power cycling method that induces more realistic electrical stresses on the power devices, compared with classical power cycling. The devices are fed with a regulated switched sinusoidal current with an adjustable frequency [5]. For power semiconductor devices, the operating conditions are very close to those existing in a real inverter [6]-[7]. The accelerated ageing methods mentioned above are widely used, but do not necessarily represent always the real application [8].

This paper presents a new concept of ageing test benches dedicated to photovoltaic inverters, by considering the mission profiles of the current and ambient temperature, extracted from photovoltaic plants over several years, as presented in Fig. 1. The photovoltaic data analysis leads to create accelerated ageing profiles of photovoltaic inverters RMS output current and ambient temperature. These profiles are then introduced into a power losses estimation model, coupled with a thermal model to estimate the correspondent junction temperature of the semiconductor devices, considering the electro-thermal coupling of temperature-dependent electrical parameters [3]. Then, the estimated junction temperature profiles of the semiconductors, corresponding to the accelerated ageing current profile, are used to determine the ageing profile parameters, after applying the required refinements, such as the current ageing profile's maximum value I_{MAX} , the truncation current I_{LIMIT} , the pulses durations T_{on} and T_{off} , as well as the ambient temperature's minimum and maximum values $T_{a_{min}}$ and $T_{a_{max}}$ respectively (cf section II).

Finally, the obtained ageing profile is applied during the new accelerated ageing test, where active and passive cycling are simultaneously done, under switching nominal conditions and pulse width modulation (PWM) operating mode. The accelerated ageing is stopped periodically in order to apply the diagnostics of the semiconductor devices, using the *Keysight B1506A* Analyzer. The purpose is to identify the potential indicators of ageing/failure of SiC MOSFET devices used in photovoltaic DC/AC inverters. This method that aims to regenerate closer constraints to those of the photovoltaic application will be depicted in the following sections, as well as some preliminary results of the accelerated ageing tests.



Fig. 1. Synoptic of the full study

II. BUILDING ACCELERATED AGEING PHOTOVOLTAIC PROFILES

Older power cycling methods concentrate on packaging damages, where in every power cycling test, different degradation mechanisms occur simultaneously. Thus, depending on the power cycling method, one of these ageing processes will be more accelerated than the others. That is why it is important to apply the tests in conditions which are as close as possible to the real application.

A. Analysis of photovoltaics' mission profiles

The aim of this study - fully depicted in [9] - is to create an accelerated ageing method, generating thermo-mechanical stresses in the semiconductors, considering the photovoltaic application. Thus, mission profiles of inverters' RMS output current and ambient temperature are extracted from multiple photovoltaic power plants located in the south of France, over several years. Due to similarities within the data, one mission profile over a single year serves as an example in this paper.

The profiles of the current and ambient temperature can show clear sky days as in Fig. 2.a or cloudy days as in Fig. 2.b By analyzing the current profiles, several characteristics can be identified, such as the shape of the current, the slope of the current variations, the diffuse radiation, the delays between the current variations, and the ambient temperature, etc. It should be noted that the values of certain parameters may depend on the power plant's location and size. An analysis is thus required for each case.

1) The shape of the current

As it can be noticed in Fig. 2.a, the shape of the RMS output current of the DC/AC inverter during the sunshine is theoretically sinusoidal. This profile depends on several parameters, such as the geographical area, the orientation of the photovoltaic panels and many others [10]. The number of sunshine hours depends on the season as well as on the geographical zone, while no current is produced by the PV panels during the night

2) The diffuse current

The minimum value that the current can reach is proportional to the diffuse solar radiation. This latter - illustrated over one day in Fig. 3 - represents the radiation that reaches the PV panels during the passage of clouds. The current produced during the passage of clouds at a given time is close to 10% of the total current that the PV panels produced directly before the passage of the clouds [11]. In other words, the amplitude of the current variation during the passage of clouds ΔI is close to 90% of the current I_{Clear} , produced before the passage of clouds.

3) The slope of the current variations

During traditional power cycling tests, the variations of the current are abrupt, which may accelerate the damaging of the module, potentially in a non-representative way, since the thermo-mechanical stress may be dependent of it. In order to build a profile that accelerates the ageing of the power modules of the DC/AC photovoltaic inverter, slight current variations are neglected. Thus, only the current variations higher than ΔI_{min} leading to $\Delta T_j \geq 30 K$ were retained, where the value of 30 K is arbitrary selected. The value of ΔI_{min} can be determined using a thermal model. Fig. 4 illustrates the extraction of current's considerable variations over several days represented with a red line.

Considering the available data, the maximum slope of these sudden variations is estimated to be:

$$\frac{\Delta I}{\Delta t} = 0.15 \cdot I_{MAX} \,(\text{A/s}) \tag{1}$$

where I_{MAX} is the maximum RMS current reached during one year. Actually, this slope depends on wind speed and hence varies from a season to another, and depends also on the size of the photovoltaic power plant and its location.

4) Delays between the current variations

As mentioned previously, only the delays between the current variations higher than ΔI_{min} are therefore considered. The cumulative histogram illustrated in Fig. 5 represents the percentage of occurrences of the delays between these big variations, in other words the delays between two consecutive passages of clouds inducing high temperature swings. It can be seen that more than 50% of the delays are lower than 200s.

5) Ambient Temperature

Ambient temperature has a sinusoidal shape during the day (without considering the night), as represented in Fig. 6, with its extreme values dependent on the geographical zone. It is noticeable that during the day, the temperature variations can be higher than 20° C.



Fig. 2. Typical current and ambient temperatrue profiles over one day



Fig. 5. Cumulative histogram of occurrences (in percentage) of the delays between two consecutive big variations of the current



Fig. 6. Ambient temperature profile over one day

B. Building the accelerated ageing profile

In order to build accelerated ageing profiles, current and ambient temperature mission profiles extracted from photovoltaic plants for several years were analyzed. The statistical analysis of the photovoltaic mission profiles leads to the photovoltaic profile presented in Fig. 7.a. This profile simulates one day (without considering the night). Like in real application, the global profile of the RMS output current has a sinusoidal shape, where the minimum current value at a given time is nearly 10% of the current's value, before the occurring variation (Fig. 7.b). Hence, the current variation at a given time can be expressed as $\Delta I = 0.9 \cdot I_{Clear}$, where I_{Clear} represents the RMS current's value before the current drop (corresponding to a clear sky). In Fig. 7.b, the slope $\Delta I / \Delta t = 0.15 \cdot I_{MAX}$ (A/s), while T_{on} and T_{off} represent the delays between the variations. I_{MAX} represents the peak value of the RMS current.

On the other hand, it can be noticed that a truncation is applied at the two extreme sides of the profile, so that the value of the current starts at I_{LIMIT} instead of 0, to prevent the creation of $\Delta T_J < 30$ K (by introducing $\Delta I \ge \Delta I_{min}$).



Fig. 7. Accelerated ageing profiles of the current and the ambient temperature

As it can be seen in Fig. 7.a, the ambient temperature T_a has a sinusoidal shape, varying between Ta_{min} and Ta_{max} .

The current profile is sequentially applied during the power cycling using the opposition method, by switching the semiconductors of the inverter using the PWM. A pause of $t_p = 15$ minutes is made between two consecutive profiles to allow for the relaxation of the viscoelastic constraints in the power module [12]-[13]. It should be noted that the methodology suggests applying the same profile along the accelerated ageing test, without considering the increase of the thermal resistance. Actually, in the photovoltaic application this latter increases

gradually due to the natural ageing of the modules and accelerates the ageing process.

As presented in Fig. 1, once the accelerated ageing profile is defined, it is then introduced into power losses and thermal models. Next, a cycle counting algorithm is appointed to extract the cycles from the junction temperature profiles T_J , as well as the temperature swings ΔT_J of each extracted cycle, and the corresponding mean temperature of each temperature swing T_{J_M} . Then, the ageing profiles parameters are determined according to the desired maximum junction temperature $T_{J_{MAX}}$.

III. EXPERIMENTAL SETUP

In order to conduct this study, a two-level DC/AC singlephase inverter was designed, implementing SiC MOSFET power modules *APTMC120AM16D3AG* (1200V-136A phaseleg power modules without antiparallel diodes). The inverter uses a water-cooled heat sink and 4x420 μ F DC-link capacitors (*C*_{bus}) and 2x1 μ F decoupling capacitors (*C*_{dec}), with a DC bus voltage *E* = 750V. The equivalent electrical circuit of the inverter is presented in Fig. 8.

The opposition method was implemented using *LabVIEW*; one FPGA core of a *PXI* system (*National Instruments*) drives the MOSFETs as well as the DC-link power source, and controls the coolant fluid temperature. Two pre-driver electronic boards were designed to adapt the output signals of the *PXI*, since the used drivers *PT62SCMD12* (*Cree*) accept only differential input signals. Moreover, two *LEM* current transformers *HAS 100-S* were used for the closed loop control of the load current, where the load is a 130 μ H inductor. Fig. 9 shows the inverter prototype, whereas Fig. 10 represents the global accelerated ageing test bench.



Fig. 8. Equivalent electrical circuit of the inverter



Fig. 9. Inside of the inverter



Fig. 10. Global test bench

IV. DETERMINATION OF AGEING PROFILE PARAMETERS

A. Objective

Once the accelerated ageing profile presented in Fig. 7 is designed, and before starting the ageing tests campaign, the parameters of this profile should be determined in order to obtain the desired junction temperature of each semiconductor. These parameters are the current ageing profile's maximum value I_{MAX} , the truncation current I_{LIMIT} , the pulses durations T_{on} and T_{off} , as well as the ambient temperature's minimum and maximum values T_{amin} and T_{amax} respectively. In order to obtain these parameters, the current and the ambient temperature profiles are introduced into power losses and thermal models, as it will be described in the following sections.

B. Losses estimation [4]-[14]-[15]

In order to estimate the conduction losses of the MOSFET, the Drain-Source on-state resistance $R_{DS_{on}}$ is extracted from datasheet, given as a function of the current level and the MOSFET junction temperature. Similarly, the conduction power losses of the MOSFET's intrinsic body diode can be obtained by extracting the value of its threshold voltage E_0 and its dynamic resistance R_D from datasheet. However, the values of these parameters were verified with the *B1506A* analyzer (*Keysight*).

The MOSFET switching power losses can be estimated by multiplying the switching energy losses E_{on} and E_{off} by the switching frequency f_{sw} , and similarly for the diodes using reverse recovery losses E_{rec} . Usually, these energy losses are given in the datasheet, however E_{rec} is not provided for this power module. Despite this, the reverse recovery energy of the MOSFET's body diode was found to be low in several recent studies [16-18]. Hence in order to verify this theory and obtain more accurate values of E_{on} and E_{off} , the double pulse test was applied. In fact, the switching processes are affected by the parasitic connection inductances. They induce transient overvoltages and may cause oscillations due to the circuit and transistor capacitances [4], thus it is more accurate to directly measure the switching losses in the inverter that will be used during the accelerated ageing test.

The tests were applied for the following load current values I_{Load} =10A, 30A, 45A, 60A, 90A and 120A, and for two junction temperatures T_J = 25 °C and 100 °C. These latter are estimated by measuring at thermal equilibrium the water-cooled heat sink's temperature directly under the dies using

thermocouples. It is therefore considered that the junction temperature increase during the tests is low, which was verified by using manufacturer data (thermal impedance curve). Fig. 11 represents the turn-on, the turn-off and the recovery energy losses (E_{on} , E_{off} and E_{rec} respectively) as a function of the load's current, all for $T_J = 25^{\circ}$ C and 100°C. It can be seen that E_{rec} is largely lower than the other switching energies and seems to confirm the results proposed in [16-18].



Fig. 11. Turn-on, turn-off and recovery energy losses respectively as a function of the load current, all for $T_J = 25^{\circ}$ C and 100° C

C. Thermal model identification

/**T**

The thermal model uses Foster networks since the fitting of the measured thermal impedance curves is easier with this equivalent circuit type, rather than with Cauer networks. Its equivalent thermal impedance can be expressed as follows:

$$Z_{th}(t) = \sum_{i=1}^{i=N} R_{th_i} \cdot (1 - e^{-\frac{t}{\tau_i}})$$
(2)

where R_{th_i} is one elementary thermal resistance of the model, τ_i one elementary time constant ($\tau_i = R_{th_i} \cdot C_{th_i}$), while *N* is the number of *R*-*C* cells in the model. In order to consider the thermal coupling between the semiconductor devices, the junction temperature of the different devices can be estimated, using the following matrix:

$$\begin{pmatrix} T_{J_{1}} \\ T_{J_{2}} \\ T_{J_{3}} \\ T_{J_{4}} \end{pmatrix} = \begin{pmatrix} Z_{11} & Z_{21} & Z_{31} & Z_{41} \\ Z_{12} & Z_{22} & Z_{32} & Z_{42} \\ Z_{13} & Z_{23} & Z_{33} & Z_{43} \\ Z_{14} & Z_{24} & Z_{34} & Z_{44} \end{pmatrix} * \begin{pmatrix} P_{1} \\ P_{2} \\ P_{3} \\ P_{4} \end{pmatrix}$$
(3)
$$+ T_{A} \cdot \begin{pmatrix} 1 \\ 1 \\ 1 \\ 1 \end{pmatrix}$$

However, a series combination between Foster networks of the power module and the cooling unit, using the values of R-C cells provided in the datasheets, will lead to non-negligible errors in T_J estimation [19]. Thus, a thermal model of high precision can only be achieved by a direct measurement of the Junction-Ambient self-heating thermal impedances, as well as a measurement of all the mutual thermal coupling impedances existing between the semiconductor devices.

The thermal impedances measurement was done using a Thermo-Sensitive Electrical Parameter (TSEP) [3]-[20]. The chosen TSEP was the forward voltage under low current of the

MOSFET's intrinsic body diode V_f , while blocking the MOSFETs' gates with high precision voltage sources of -2V [21].

The results showed that the mutual thermal coupling impedances between the semiconductor devices inside the same power module cannot be neglected, thus it is crucial to consider the thermal coupling between the semiconductors, in order to accurately build its thermal model. Finally all the thermal impedances were fitted with the Least Squares Methods, as presented in Fig. 12, where Zth_{ii} represents the Junction-Ambient self-heating thermal impedance of the device D_i , whereas Zth_{ji} represents the mutual thermal coupling impedance between devices D_i and D_i .



Fig. 12. Fitting the thermal impedances of MOSFET D_1 (see Fig. 8)

D. Junction temperature estimation

A power losses model was built with *Matlab* in order to estimate both the conduction and the switching losses of the semiconductor devices [4]-[14]. Having current profiles with high number of samples, only the average losses within a fundamental period $T_{out} = 20$ ms were calculated [15]. The power losses model is presented in details in [14], in the case of a two-level PWM DC/AC inverter. The resulting losses are then introduced into a thermal model to estimate the correspondent junction temperature of the semiconductor devices. The power losses and the thermal models are coupled together in order to take into account the dependence of R_{DSon} , E_0 , R_D , E_{on} , E_{off} and E_{rec} on the junction temperature.

Having accelerated ageing profiles with more than 1.5 million samples each and a complex thermal model of 16 thermal impedances, the junction temperature estimation of each device becomes very time-consuming. Hence, in order to reduce the calculation time, six T_J calculation methods using equivalent combined circuits of Foster networks were implemented and compared in terms of execution time and the ability to consider the electro-thermal coupling. These methods are: time-domain estimation [22], fast Fourier transform FFT [23], FFT with overlap-add method [24], breaking down mission profile into single pulses [20], and finally an analytical solution [25]. These methods provided the same output results, which allowed to validate them. As a conclusion, the analytical solution presents the highest performance in term of execution time (only several seconds), mostly with very long mission profiles (>10⁶ time samples) and complicated systems with multiple power modules (64 convolution products), where the thermal coupling effect between the modules is considered.

The measured impedances are then implemented in the thermal model of the SiC MOSFET DC/AC inverter, and the junction temperature corresponding to the ageing profile can be thus estimated using (3). Finally, the ageing profile parameters presented in Fig. 7 were then determined as presented in TABLE I after several refinements, correspondingly to the desired maximum junction temperature $T_{J_{MAX}}$ that should be approximately equal to 125 °C (since the employed MOSFETs withstand a maximum junction temperature of 150 °C). Fig. 13 demonstrates a highlight on the resulting estimated junction temperature profiles of all the devices, when ΔT_I is maximum.



Fig. 13. Highlight on the resulting estimated junction temperature profile for all the devices

V. ACCELERATED AGEING TESTS' RESULTS

The accelerated ageing is stopped periodically to apply the diagnostics of the semiconductor devices after disconnecting them, using the Keysight B1506A analyzer, while fixing the DUT temperature using a Thermo Stream, as represented in Fig. 14. This is a complicated and time-consuming process and can be automated in the future. However, the purpose is to monitor the maximum number of electrical parameters, in order to determine the ones that could be considered as indicators of ageing/failure of SiC MOSFET power modules, used in DC/AC photovoltaic inverters. Hence, the monitored electrical parameters are: the gate leakage current I_{GSs} , the drain to source on resistance $R_{DS_{on}}$, the gate to source threshold voltage $V_{GS_{th}}$, the drain leakage current I_{DS_S} , the drain to source on voltage $V_{DS_{on}}$, the body diode forward voltage V_{SD} , the input capacitance $C_{i_{SS}}$, the output capacitance $C_{o_{SS}}$ and the reverse transfer capacitance $C_{r_{SS}}$. It should be noted that a carbon sheet is used as thermal interface between the water-cooled heat sink and the MOSFETs, which are fixed with a constant tightening torque of 5 N.m, in order to prevent any change in the thermal behavior of the system, while disconnecting the MOSFETs.



Fig. 14. Monitoring the electrical parameters using the *B1506A* Analyser with the Thermo Stream

The tests lasted for 864 h, until the gate of MOSFET D_4 became uncontrollable by the driver, and $R_{DS_{on}}$'s derivation of MOSFET D_3 exceeded the threshold value of 20%. The evolution of the monitored parameters measured at $T_J = 25 \ \mathcal{C}$ is represented in the following figures as a function of time.

Fig. 15 represents the evolution of the gate-source threshold voltage $V_{GS_{th}}$ of the MOSFETs as a function of cycling time. $V_{GS_{th}}$ increases gradually by approximately 6.5%, 5%, 9% and 9.5% respectively in the case of D_1 , D_2 , D_3 and D_4 . Usually, the gate threshold voltage $V_{GS_{th}}$ is considered as indicator of gate oxide based failures, due to interfacial charge trapped in the case of SiC-based devices at and near the SiC-SiO2 inversion channel-gate insulator interface [26]. A derivation of 20% in gate threshold voltage is considered as failure criterion in [27]. This can lead to significant degradation in the device's reliability and performance by shifting the threshold voltage and substantially reducing the effective channel mobility, due to coulombic scattering of the free carriers which are themselves reduced by charge trapping.



Fig. 15. Evolution of V_{GSth} as a function of cycling time

Similarly Fig. 16 represents the evolution of the gate leakage currents I_{GS_S} of the MOSFETs as a function of cycling time. It can be clearly seen that in the case of D_4 it increases sharply due to gate's oxide failure.



Fig. 16. Evolution of I_{GS_S} as a function of cycling time

Fig. 17 represents the evolution of the drain leakage current I_{DS_S} as a function of cycling time. This parameter decreases a tiny bit gradually during 264 h for all MOSFETs, then increases abruptly of approximately 300%, 63%, 240% and 73% for D_1 , D_2 , D_3 and D_4 respectively. Then, it continues to increase gradually to reach at the end of the test approximately 800%, 100%, 1800% and 600% in the case of D_1 , D_2 , D_3 and D_4 respectively. A damage of a single cell in the MOSFET would lead to an increase in the drain leakage current, while the carriers can leak between source and drain terminals of a MOS (subthreshold conduction) [28].



Fig. 17. Evolution of I_{DS_S} as a function of cycling time

Similarly, Fig. 18 represents the evolution of the MOSFETs drain-source on-state resistance $R_{DS_{OR}}$ as a function of cycling time. This parameter increases gradually to reach approximately 15%, 17%, 22% and 7% for D_1 , D_2 , D_3 and D_4 respectively. Accordingly, the value of $R_{DS_{OR}}$ in the case of MOSFET D_3 crosses the commonly used threshold value, corresponding to an increase of 20% above the initial value. The increase of this parameter can be considered as indicator of the wire bonding lift off, a reconstruction of the metallization surface [3]-[29], a decrease in device's thermal performances, and/or a degradation of the die given that $V_{GS_{th}}$ has also increased. It should be noted that V_{SD} showed close evolution as that of $R_{DS_{OR}}$, being not represented here.



Fig. 18. Evolution of $R_{DS_{on}}$ as a function of cycling time

Table. II summarized the results obtained, exhibiting the minimum and maximum variations of the electrical parameters, as well as their corresponding threshold values.

 TABLE II.
 VARIATIONS OF THE ELECTRICAL PARAMETERS AND THEIR CORRESPONDING THRESHOLD VALUES

Electrical parameter	Variation (%)		Thusahold
	Minimum	Maximum	Threshold
Gate leakage current I _{GS s}	75 %	51570 %	+ 100% above the upper limit

Gate leakage current $I_{GS_{S(-)}}$	-2.5 %	-12.5 %	+ 100% above the upper limit
Gate to source threshold voltage V _{GS th}	4.74 %	9.28 %	± 20% of the limits
Drain leakage current I _{DSS}	125.8 %	1800 %	+ 100% above the upper limit
Drain to source on resistance R _{DS on}	7.37 %	22.01 %	+ 20% of start value
Input capacitance $C_{i_{ss}}$	-0.28 %	-0.62 %	
Output capacitance C _{oss}	0.16 %	0.78 %	
Reverse transfer capacitance C _{rss}	0.31 %	2.67 %	

VI. CONCLUSIONS AND PERSPECTIVES

As already presented in [30], this paper depicts a new concept of ageing test bench dedicated to photovoltaic inverters, where the accelerated ageing test reproduces a typical profile of the photovoltaic inverters RMS output current. The current profile was obtained by analyzing the mission profiles of the current and the ambient temperature, extracted over several years from different photovoltaic plants [9]. The profile was then introduced into a power losses estimation model, coupled with a thermal model to estimate the correspondent junction temperature of the semiconductor devices, in order to determine the profile parameters. Finally, the obtained ageing profile was applied during the accelerated ageing test, where active and passive cycling were simultaneously done, under switching nominal conditions and pulse width modulation (PWM) operating mode. The accelerated ageing was stopped periodically, in order to apply the diagnostics of the semiconductor devices, using the Keysight B1506A Analyzer. According to the results obtained, $R_{DS_{on}}$, I_{DS_s} , I_{GS_s} and $V_{GS_{th}}$ showed the most remarkable variations during the accelerated ageing tests.

Actually, the main purpose of this study was to apply the tests in a real test bench, in order to check their feasibility, duration and complexity, as well as to find potential indicators of failure corresponding to this type of tests. Thus, being new, the accelerated ageing tests presented in this chapter were applied for a preliminary check. Hence, a campaign of tests has to be executed in the future on the same device type as well as on others to check if similar results could be obtained.

These tests have demonstrated comparable duration to that of a classical power cycling, while they are expected to show more representative results, leading to reduce the favoring of certain failure modes to the detriment of others. Therefore, in the future, it would be of high interest to apply classical power cycling to the same devices to compare the obtained indicators variations and failure mechanisms. Thermal parameters such as thermal resistance should also be measured during the cycling time. This work has also to be pursued by further investigation of failure mechanisms analysis with different techniques as scanning acoustic microscopy or scanning electron microscopy.

ACKNOWLEDGMENT

Authors would like to thank ANR agency (MEMPHIS ANR-13-PRGE-0005-01 PROGELEC project and State Program Investment for the Future ANR-10-ITE-0003) for financial support brought for these researches.

REFERENCES

- C. Sintamarean, H. Wang, F. Blaabjerg, F. Iannuzzo, "The Impact of Gate-Driver Parameters Variation and Device Degradation in the PV-Inverter Lifetime", Proceedings of the IEEE Energy Conversion Congress and Exposition (ECCE 2014), Pittsburgh, PA, USA,14-18 September, 2014.
- [2] J. M. Thebaud, E. Woirgard, C. Zardini, S. Azzopardi, O. Briat and J. M. Vinassa, "Strategy for designing accelerated aging tests to evaluate IGBT power modules lifetime in real operation mode", in IEEE Transactions on Components and Packaging Technologies, vol. 26, no. 2, pp. 429-438, June 2003. doi: 10.1109/TCAPT.2003.815112.
- [3] ECPE Tutorial, "Thermal Engineering of Power Electronic Systems Part II", Oct 18th-19th., 2016, Nuremberg, Deutschland.
- [4] A. Wintrich, U. Nicolai, W. Tursky, T. Reimann, "Application Manual Power Semiconductors", ISLE Verlag 2011.
- [5] F. Forest, J.-J. Huselstein, S. Faucher, M. Elghazouani, P. Ladoux, T. Meynard, C. Turpin, and J. Vallon, "Use of the opposition method in the test of high power electronics converters," *IEEE Trans. Ind. Electron.*, vol. 53, no. 2, pp. 530–541, Apr. 2006.
- [6] V. Smet *et al.*, "Ageing and Failure Modes of IGBT Modules in High-Temperature Power Cycling," in *IEEE Transactions on Industrial Electronics*, vol. 58, no. 10, pp. 4931-4941, Oct. 2011. doi: 10.1109/TIE.2011.2114313.
- [7] U. M. Choi; F. Blaabjerg; S. Jorgensen, "Power Cycling Test Methods for Reliability Assessment of Power Device Modules in respect to Temperature Stress," in IEEE Transactions on Power Electronics, vol.PP, no.99, pp.1-1. doi: 10.1109/TPEL.2017.2690500.
- [8] Bahman, A.S., Iannuzzo, F., Blaabjerg, F. "Mission-profile-based stress analysis of bond-wires in SiC power modules", Microelectronics Reliability, Volume 64, September 2016, pp. 419-424, 2016.
- [9] M. G. Dbeiss, Y. Avenas, H. Zara and L. Dupont, "A method for accelerated ageing tests of photovoltaic inverters considering the application's mission profiles," 2017 19th European Conference on Power Electronics and Applications (EPE'17 ECCE Europe), Warsaw, Poland, 2017, pp. P.1-P.10. doi: 10.23919/EPE17ECCEEurope.2017.8099055.
- [10] E. Matagne, R. El Bachtiri, "Exact analytical expression of the hemispherical irradiance on a sloped plane from the Perez sky", Solar Energy, Volume 99, January 2014, Pages 267-271, doi:10.1016/j.solener.2013.11.016
- [11] Rakovec J, Zak sek K, "On the proper analytical expression for the skyview factor and the diffuse irradiation of a slope for an isotropic sky", Renewable Energy), Volume 37, Issue 1, January 2012, Pages 440-444, doi:10.1016/j.renene.2011.06.042
- [12] G. Grossmann, G. Nicoletti and U. Soler, "Results of comparative reliability tests on lead-free solder alloys," 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345), 2002, pp. 1232-1237.doi: 10.1109/ECTC.2002.1008264
- [13] M. Ciappa, F. Carbognani and W. Fichtner, "Lifetime prediction and design of reliability tests for high-power devices in automotive applications," in *IEEE Transactions on Device and Materials Reliability*, vol. 3, no. 4, pp. 191-196, Dec. 2003.doi: 10.1109/TDMR.2003.818148
- [14] Mouhannad Dbeiss, Yvan Avenas, Henri Zara, "Comparison of the electro-thermal constraints on SiC MOSFET and Si IGBT power modules in photovoltaic DC/AC inverters", In Microelectronics

Reliability, Volume 78, 2017, Pages 65-71, ISSN 0026-2714. doi.org/10.1016/j.microrel.2017.07.087.

- [15] Y. Yang, H. Wang and F. Blaabjerg, "Improved reliability of single phase PV inverters by limiting the maximum feed-in power," 2014 IEEE Energy Conversion Congress and Exposition (ECCE), Pittsburgh, PA, 2014, pp. 128-135. doi: 10.1109/ECCE.2014.6953385.
- [16] Z. Wang, J. Zhang, X. Wu and K. Sheng, "Evaluation of reverse recovery characteristic of silicon carbide metal–oxide–semiconductor field-effect transistor intrinsic diode," in *IET Power Electronics*, vol. 9, no. 5, pp. 969-976, 4 20 2016. doi: 10.1049/iet-pel.2014.0965
- [17] S. Bontemps, A. Basler and P. L. Doumergue, "Evaluation of the need for SiC SBD in parallel with SiC MOSFETs in a module phase leg configuration," *Proceedings of PCIM Europe 2015; International Exhibition and Conference for Power Electronics, Intelligent Motion, Renewable Energy and Energy Management*, Nuremberg, Germany, 2015, pp. 1-7.
- [18] R. Horff, A. März, M. Lechler and M. M. Bakran, "Optimised switching of a SiC MOSFET in a VSI using the body diode and additional Schottky barrier diode," 2015 17th European Conference on Power Electronics and Applications (EPE'15 ECCE-Europe), Geneva, 2015, pp. 1-11.doi: 10.1109/EPE.2015.7309102.
- [19] Infineon, "Thermal equivalent circuit models", AN8003, Application Note V1.0, 2008
- [20] ECPE Tutorial "Thermal Engineering of Power Electronic Systems", Part I: Thermal Design and Verification, 19 – 20 July 2016, Erlangen, Germany.
- [21] Avenas, L. Dupont and Z. Khatir, "Temperature Measurement of Power Semiconductor Devices by Thermo-Sensitive Electrical Parameters—A Review," in *IEEE Transactions on Power Electronics*, vol. 27, no. 6, pp. 3081-3092, June 2012. doi: 10.1109/TPEL.2011.2178433.
- [22] M. Correvon, "Electronique de puissance", Chapitre 9: Modélisation thermique des composants de puissance, Heig-vd, Heis.so.
- [23] J. J. Nelson, G. Venkataramanan and A. M. El-Refaie, "Fast thermal profiling of power semiconductor devices using Fourier techniques," in *IEEE Transactions on Industrial Electronics*, vol. 53, no. 2, pp. 521-529, April 2006. doi: 10.1109/TIE.2006.870714.
- [24] Dr.D.Kundur, "Overlap-Save and Overlap-Add", University of Toronto.
- [25] A.Wintrich, "Junction temperature prediction by using integrated temperature sensors", Application note January 2018, Semikron.
- [26] Rémy Ouaida, "Vieillissement et mécanismes de dégradation sur des composants de puissance en carbure de silicium (SIC) pour des applications haute température", Université Lyon 1 2014.
- [27] Gopi Reddy, Lakshmi Reddy, "Lifetime Estimation of IGBTs in a Gridconnected STATCOM." PhD diss., University of Tennessee, 2014.
- [28] Camille Durand. Etude thermomécanique expérimentale et numérique d'un module d'électronique de puissance soumis à des cycles actifs de puissance. Génie mécanique [physics.class-ph]. Université de Valenciennes et du Hainaut-Cambresis, 2015.
- [29] A. R. de Vega, P. Ghimire, K. B. Pedersen, I. Trintis, S. Beczckowski, S. Munk-Nielsen, B. Rannestad, and P. Thogersen, "Test setup for accelerated test of high power IGBT modules with online monitoring of Vce and Vf voltage during converter operation," in Proc. 2014 International Power Electronics Conference (IPEC-Hiroshima 2014-ECCE-ASIA), 2014, pp. 2547–2553.
- [30] M. Dbeiss and Y. Avenas, "Power semiconductor ageing test bench dedicated to photovoltaic applications," 2018 IEEE Applied Power Electronics Conference and Exposition (APEC), San Antonio, TX, 2018, pp. 2755-2762. doi: 10.1109/APEC.2018.8341407.