Germanane MOSFET for Subdeca Nanometer High-Performance Technology Nodes
Madhuchhanda Brahma, Marc Bescond, Demetrio Logoteta, Ram Krishna Ghosh, Santanu Mahapatra

To cite this version:

HAL Id: hal-02331946
https://hal.science/hal-02331946
Submitted on 14 Jan 2022

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L’archive ouverte pluridisciplinaire HAL, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d’enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.
Germanane MOSFET for sub-Deca Nanometer High Performance Technology nodes
Madhuchhanda Brahma, Marc Bescond, Demetrio Logoteta, Ram Krishna Ghosh and Santanu Mahapatra

Abstract—Ballistic transport in monolayer Germanane metal oxide field effect transistors (MOSFETs) are investigated for high performance (HP) applications. Characteristics of both n- and p-type transistors having channel lengths of 7 nm, 5 nm and 3 nm are studied and compared against the International Technology Roadmap for Semiconductor (ITRS) target of 2028. For this purpose we conceive single band effective mass Hamiltonian and double-band $k.p$ Hamiltonian for n- and p-type channels respectively. The quantum transport model is based on the Non-Equilibrium Greens Function (NEGF) formalism self consistently coupled with Poisson equation. The ON current ($I_{ON}$) in 3 nm channel n- and p-MOSFETs, for a fixed OFF current $I_{OFF} \approx 100 \text{nA}/\mu\text{m}$, are found to be $\sim 890 \mu\text{A}/\mu\text{m}$ and $700 \mu\text{A}/\mu\text{m}$ respectively, which is indeed remarkable. We also observe that with the increase of channel lengths, the p-MOSFET starts to outperform the n-MOSFET in terms of $I_{ON}$ requirements as the direct source-to-drain tunneling gets suppressed. Other performance metrics like total gate capacitance, intrinsic switching delay and switching energy have also been calculated and found to be comparable to the ITRS 2028 HP technology requirements.

Index Terms—Germanane, 2D materials, ballistic transport, ITRS, Non-Equilibrium Greens Function (NEGF) formalism.

I. INTRODUCTION

In recent times, atomically thin two dimensional (2D) materials are being extensively explored as an alternative channel material for transistors in an aspiration of CMOS technology growth beyond the Moore’s law. Most of such materials e.g. transition metal di-chalcogenides or TMD (MoS$_2$, WS$_2$, MoSe$_2$, WSe$_2$, MoTe$_2$), Phosphorene, Graphene, hBN etc. [1]–[8] are naturally available in layered form, where two-dimensional platelets are weakly bonded by vander Waals force to form three-dimensional crystals. In an alternate route, recent efforts are also observed to extract 2D analogues from conventional bulk semiconductors like Si, Ge, GaN etc. [9]–[14]. Among these, hydrogenated monolayer of Germanium namely Germanane has attracted much attention. Unlike TMDs, which show higher band gap and higher effective mass, Germanane inherits a very interesting property of having low effective mass along with a relatively high band gap [14] in the group of 2D materials. From recent first principle based assessment [18], it was further concluded that chair morphology of Germanane has better potential for conventional and tunnel FET applications than its boat morphology. Stable structure of Germanane has been reported for the first time in 2013 [14], and later used for fabrication of Schottky diodes and FETs [15]–[17].

Since high performance switching devices demand channel materials with low effective mass to ensure high ON current, Germanane stands a very good chance in this respect. It is therefore important to theoretically estimate the performance limit of Germanane channel MOSFETs. However, previous studies in this context are either based on semi-classical approach [19] or limited only to the n-MOSFET [20]. In this work we focus on NEGF based ballistic transport in both n- and p-type Germanane chair FETs with channel lengths less than 10 nm to examine if such short Germanane FETs are able to meet the ITRS 2028 HP limit [21]. In section II of our paper, we describe the methodology used to simulate the transfer characteristics while in section III we present and analyse the results. From the transfer characteristics we find that the ON-state currents even in ultra-scaled Germanane n- and p-MOSFETs of 3 nm show remarkably high values $\sim 890 \mu\text{A}/\mu\text{m}$ and $\sim 700 \mu\text{A}/\mu\text{m}$ respectively. Both these values are comparable to the ITRS projected 2028 HP $I_{ON}$ value of 900 $\mu\text{A}/\mu\text{m}$. Finally, we have bench-marked the dynamic performance metrics of these sub-deca nanometer Germanane HP FETs with respect to the other state of the art 2D materials as well as the ITRS projection limits.

II. METHODOLOGY

In consideration with the ITRS-predicted physical gate length, effective oxide thickness, and power supply voltage for the 2028 HP devices, we conceive the device as shown in Fig. 1 with a channel length equal to the gate length and varying from 7 nm, 5 nm to 3 nm, along with an effective oxide thickness (EOT) of 0.47 nm, and a supply bias of $V_{DD} = 0.6$ V. The source/drain lengths $L_S$ ($L_D$) are kept to be 30 nm each.
Moreover, the gate work-function is also adjusted such that the OFF-state current ($I_{OFF}$) at zero gate bias can be fixed at 100 nA/µm. Monolayer Germanane chair has isotropic conduction band and valence bands (light hole and heavy hole) [18]. Therefore, for n-type MOSFET we have chosen a single band effective mass Hamiltonian with electron effective mass of 0.071m<sub>e</sub>. For the p-type MOSFET, we developed a two-band $k.p$ Hamiltonian based on the approach described in [22] for its analogous graphene counterpart and given as

$$H(k) = \begin{bmatrix} \frac{2}{2}(k_x^2 + k_y^2) & \frac{2}{2}(k_x i k_y)^2 \\ \frac{2}{2}(k_x - i k_y)^2 & \frac{2}{2}(k_x^2 + k_y^2) \end{bmatrix},$$

(1)

with the constants

$$\gamma_1 = \frac{1}{2}(\frac{1}{m_k} + \frac{1}{m_\mu}),$$

$$\gamma_2 = \frac{1}{2}(\frac{1}{m_k} - \frac{1}{m_\mu}),$$

(2)

where $m_k$ and $m_\mu$ are the light hole and heavy hole effective masses. The band structure using $k.p$ method is matched against the density functional theory (DFT) predicted values [18] in the region close to the valence band maximum at the $\Gamma$ point of the Brillouin zone by considering $m_k$ and $m_\mu$ equal to 0.071m<sub>e</sub> and 0.29m<sub>e</sub> respectively [18]. The $k.p$ calculations are in agreement with DFT results for a range of $\sim$ 0.2 eV, as can be seen in Fig. 2. It should be noted that since the Fermi level in our simulated p-MOSFET structure is below the valence band maximum level by 0.03 eV, the contributions from two valence bands can be readily captured by the proposed framework.

Since the main focus of this work is to meet the high performance on current limit, it is necessary to select an optimum source/drain doping for each length of the device. The source/drain doping for n-MOSFET and p-MOSFET with different channel lengths, has been chosen in the range varying from $3 \times 10^{12}/cm^2$ to $5 \times 10^{12}/cm^2$, in order to ensure that maximum $I_{ON}$ is achieved for given $I_{OFF}$ as per the ITRS HP requirements. It has been found (not shown here) that doping lower than $10^{12}/cm^2$ results in source degradation with the current rising rather slowly and not reaching the desired value at $V_D = 0.6$ V. These doping concentrations result in the degeneracy of $\sim$ 0.03 eV and 0.14 eV in p-MOSFET and n-MOSFET respectively. The channel region is intrinsic.

To model the ballistic transport, we solve Schrödinger’s equation by using NEGF formalism self-consistently with the 2D-Poisson equation in the cross section of the device shown in Fig. 1. The retarded Green’s function in the matrix expression is calculated as [24], [25]

$$G_r(k_y, E) = [(E + i\eta)^1 - H(k_y) - \Sigma_S - \Sigma_D]^{-1}$$

(3)

where $k_y$ is the transverse wave vector, $H(k_y)$ is the Hamiltonian matrix discretized along the transport direction $x$, $I$ is the identity matrix and $\Sigma_S/\Sigma_D$ are self-energy matrices for the source/drain contacts. In this study, ballistic transport is assumed due to the relatively short channel lengths considered and hence no scattering self-energy is included in Eq.(3). We consider a nano-sheet of Germanane and establish Bloch periodic boundary conditions along the transverse direction $y$. Moreover by neglecting mode mixing due to a smooth potential we implement uncoupled mode space approach for calculating NEGF equations, eventually resulting in computational savings. From the retarded Greens Function $G_r(k_y, E)$ we calculate the electron and hole Greens Function $G^n(k_y, E)$ and $G^p(k_y, E)$ as follows:

$$G^n(k_y, E) = G_r(k_y, E)G_SG_T^\dagger(k_y, E)$$

$$G^p(k_y, E) = G_r(k_y, E)G_DG_T^\dagger(k_y, E)$$

(4)

where.

$$\Sigma_n = (\Sigma_S/\Sigma_D - \Sigma_S') I_{S/D}$$

$$\Sigma_p = (\Sigma_S/\Sigma_D - \Sigma_D') I_{S/D}$$

(5)

with $\dagger$ denoting the transverse conjugate and $I_{S/D}$ denoting the Fermi-distribution function of source/drain. The carrier densities are calculated from the $j$th diagonal elements of $G^n(k_y, E)$ and $G^p(k_y, E)$ as

$$n_{j,j} = \frac{1}{2} \int_{k_y}^{+\infty} \frac{G^n(k_y, E)}{2\pi} d(E)$$

$$p_{j,j} = \frac{1}{2} \int_{k_y}^{-\infty} \frac{G^p(k_y, E)}{2\pi} d(E)$$

(6)

and the electron current density flowing from position $j$ to $j + 1$ along the $x$ direction is calculated from the off-diagonal
elements \((j, j + 1)\) of \(G^m(k_y, E)\) as

\[
J^m_{j,j+1} = \sum_{k_y} \frac{2\pi}{k_y} \int_{-\infty}^{\infty} \frac{d(E)}{dE} \left[ H_{j,j+1} G^m_{j+1,j}(k_y, E) - H_{j+1,j} G^m_{j,j+1}(k_y, E) \right]
\]

where \(S\) is the device cross-section along the transport direction. Finite difference method has been used to discretize the 2D Poisson’s equation in the cross-section of the device with the inclusion of the Dirichlet boundary condition at the metal gate electrodes and the Neumann boundary condition at the left, right, top and bottom edges. The Poisson’s equation solved is:

\[
\nabla^2 U(z, x) = -\rho / \epsilon
\]

where \(U\) is the electrostatic potential, \(\epsilon\) is the dielectric constant and \(\rho\) is the charge density computed by the Recursive Green’s Function Algorithm [26, 27]. The NEGF transport equation and the Poisson equation are solved iteratively until self-consistency is achieved. Mixed C and MATLAB® [28] programming was implemented to speed up the Recursive Green’s Function algorithm [29]. Parallel computation for the transverse modes carried out on a 3.6 GHz, 6 core, CentOS workstation resulted in further reduction of the computational time.

### III. RESULTS AND DISCUSSIONS

We first investigate the static current voltage characteristics of monolayer Germanane FETs followed by dynamic performance metrics. Transfer characteristics of both n-MOSFET and p-MOSFET have been examined and the simulated \(I_D–V_G\) plots of p-MOSFET and n-MOSFET for varying channel lengths are shown in Fig. 3. The \(I_{ON}\) in monolayer Germanane n-MOSFET for \(L_{CH} = 7\) nm, 5 nm and 3 nm are 888.4 mA/µm, 1.7 mA/µm and 2.4 mA/µm respectively, whereas that for p-MOSFET are 697 nA/µm, 1.44 mA/µm and 4.16 mA/µm respectively as shown in Table I. Therefore it is quite evident that devices with channel length scaled up to 3 nm show comparable ON-current as that of ITRS 2028 HP metric.

However, closer observation of the plots reveal an interesting trend. As the channel length increases the p-MOSFET starts performing better and exceeds the current in n-MOSFET. This phenomenon can be explained after studying the energy resolved current density spectrum plots in Fig. 4 to Fig. 6. The current spectrum plots for all the channel lengths of p-MOSFET and n-MOSFET have been calculated at that bias voltage where we see the current in p-MOSFET starting to cross over the current in n-MOSFET which is \(V_G=0.4V, V_D=0.6V\). We also calculate the percentage of tunneling current \(I_{\text{TUNNELING}}\) and current over the barrier \(I_{\text{HERMIONIC}}\) for each of the channel lengths in both n-MOSFET and p-MOSFET at the said bias point as shown in Table II.

We find that in shorter channel length devices the percentage of tunneling is more than the percentage of thermionic emission, thereby resulting in degraded slope of \(I_D–V_G\) curves. As the channel length increases, the percentage of tunneling reducing in both n and p-MOSFET, attributing to improvement in the slope of the transfer characteristics. However, we see that the percentage reduction in tunneling in p-MOSFET from 5 nm to 7 nm is more pronounced than in case of n-MOSFET. Due to this the improvement of slope from shorter to higher channel lengths, is better in p-MOSFET than its n-counterpart and hence the on-current starts to exceed at higher gate overdrives. Further, the modulation of barrier height in both the devices play an important role in determining the current cross-over phenomenon. Studying Fig. 4 to 6 we find that, in shorter channel length devices the height of the barrier is...
The PDP is calculated as $V_{DD} = 0.6 V$. However, intrinsic switching delays for both p-MOSFETs have higher current than n-MOSFET. But, as the channel length increases, say for example $7 \, \text{nm}$, when the barrier height is very low in both the devices at high gate overdrives, the current is mostly due to thermionic emission. Here, the p-MOSFET has a higher effective mass attributing to higher density of states has more number of modes to fill and hence exhibits a higher current than n-MOSFET.

Next, the dynamic HP parameters like intrinsic switching delay $(\tau)$, total Gate to ground capacitance $(C_G)$ and Power Delay Product (PDP) are calculated for all the channel lengths of n-MOSFET and p-MOSFET and compared. The values are shown in Table I. The intrinsic device delay, is computed following the method explained in [30] as

$$\tau = (Q_{ON} - Q_{OFF})/I_{ON},$$

where $Q_{ON}$ and $Q_{OFF}$ are the overall charges induced in the device at the ON-state and OFF-state, respectively. Total Gate to ground capacitance has been calculated by differentiating the total charge along the entire length of the device with respect to gate voltage as

$$C_G = \frac{\delta Q}{\delta V_{GS}}.$$ 

The PDP is calculated as $V_{DD}(Q_{ON} - Q_{OFF})$ [31]. In Fig. 7 we show the $C_G$ values with respect to gate bias in case of both n- and p-MOSFETs. It is seen that in all cases $C_G$ is higher in case of p-MOSFET, the reason being that it has a higher density of states than n-MOSFET and hence a larger quantum capacitance translating to a higher $C_G$. The ultra-scaled n- and p-MOSFETs where the transport is mainly due to source to drain tunneling, do not exhibit much difference in the magnitudes of $C_G$. However, as the channel length increases and the devices entire the regime of higher gate overdrives ( $V_D = 0.3 V$ to $0.4 V$), there is a significant change in the magnitude of the $C_G$ values in case of p-type Germanane FETs. The reason is that, at such high gate overdrives, the barrier is very low in case of both n- and p-type FETs resulting mostly in thermionic emission, the p-MOSFET having higher density of states uncovers more number of modes thereby resulting in more modulation of charge with increment of the gate bias. The intrinsic switching delay, which is a manifestation of the gate capacitance, exhibits lower values in case of all the channel lengths of n-MOSFET than p-MOSFET. However, intrinsic switching delays for both p- and n-MOSFETs are comparable to the ITRS 2028 values. It should be noted, that the values of intrinsic switching delay in this sub-deca nanometer Germanane MOSFETS, tend to be increasing with the scaling of the channel length. The reason is that, though the difference in magnitudes of $Q_{ON}$ and $Q_{OFF}$ decreases as manifested by the reduction in values of $C_G$, the on-current value also decreases, and hence the overall ratio of $(Q_{ON} - Q_{OFF})$ to $I_{ON}$ increases thereby translating to an increment in the values of $\tau$.

Next, we compare the energy efficiency and the switching capability of Germanane monolayer FETs with respect to other 2D material FETs.

### Table I: Performance Metrics comparison of Germanane Monolayer FETs with ITRS 2028 Prediction

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Germanane nMOS</th>
<th>Germanane pMOS</th>
<th>2028 HP</th>
</tr>
</thead>
<tbody>
<tr>
<td>$L_{CH}$ (nm)</td>
<td>3 5 7</td>
<td>3 5 7</td>
<td>4.1</td>
</tr>
<tr>
<td>$I_{ON}$ (mA/$\mu$m)</td>
<td>0.89 13.70 25</td>
<td>0.70 1.44 4.16</td>
<td>0.90</td>
</tr>
<tr>
<td>$C_G$ (fF)</td>
<td>0.12 0.16 0.22</td>
<td>0.14 0.51 0.90</td>
<td>0.60</td>
</tr>
<tr>
<td>$\tau$ (fs)</td>
<td>72 57 39</td>
<td>107 69 47</td>
<td>423</td>
</tr>
<tr>
<td>$PDP$ (nJ/$\mu$m)</td>
<td>38 47 58</td>
<td>45 82 118</td>
<td>600</td>
</tr>
</tbody>
</table>

### Table II: Percentage of tunneling component and thermionic component of the total current in Germanane Monolayer FETs for all channel lengths at $V_G=0.4V$, $V_D=0.6V$

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Germanane nMOS</th>
<th>Germanane pMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>$I_{TUNNELING}$(%)</td>
<td>60.80 27.93 14.30</td>
<td>76.89 49.68 28.15</td>
</tr>
<tr>
<td>$I_{THERMI}$(%)</td>
<td>37.96 72.70 85.70</td>
<td>23.11 50.32 71.85</td>
</tr>
</tbody>
</table>
Fig. 7: Gate capacitance as a function of gate bias for (a) $L_{CH}=3\text{nm}$, nMOSFET and p-MOSFET, (b) $L_{CH}=5\text{nm}$, nMOSFET and p-MOSFET and (c) $L_{CH}=7\text{nm}$, n-MOSFET and p-MOSFET.

Fig. 8: Benchmarking the energy Vs delay with respect to the state of the art 2D materials and projected ITRS limits. $E.\tau$ denotes the energy delay product.

Fig. 9: Benchmarking the delay Vs $I_{ON}/I_{OFF}$ with respect to the state of the art 2D materials and projected ITRS limits.

In Figs. 8 and 9 we have plotted the switching energy versus the gate delay, and gate-delay versus $I_{ON}/I_{OFF}$ of these devices respectively. In the plots, CMOS HP stands for 15nm technology node CMOS HP at 0.73V [32]. BP AD and ZD stand for HP monolayer Black Phosphorus FETS in Armchair and Zigzag directions resp.,where the channel length is $7.3\text{nm}$ with $V_D=0.69\text{V}$ [33]. Further, MoS$_2$ HP FETs for two different channel lengths are shown in the charts [34]. The ITRS predicted trend lines till the end of the roadmap, as well as III-V/Ge HP technologies are also shown in the plots for reference. The straight lines in Fig. 8 and Fig. 9 denote constant energy-delay products and constant ratios of switching energy to $I_{OFF}$ resp. In both the charts, it can be seen that Germanane FETs meet the ITRS HP as well as III-V/Ge HP FET requirements very well. From Fig. 8 it is seen that the ultra scaled Germanane n-MOSFET has faster operation with a lower energy consumption with respect to the other 2D FETs. 7nm Germanane n-MOSFET has almost similar performance as BP ZD FET, with lower energy consumption per switching event. On the other hand, Germanane p-MOSFETs has greater switching energy than their n-counterparts, but show comparable performance with respect to other 2D FETs. In Fig. 9 we see that the performance is best at higher channel lengths for both n- and p- Germanane FETs. Though they are not able to outperform the BP FETs in terms of faster switching and higher $I_{ON}/I_{OFF}$ ratios, their performance are better compared to the MoS$_2$ HP FETs. Also, CMOS HP has almost the same $I_{ON}/I_{OFF}$ ratio as the 7nm Germanane FETs but at the cost of gate delay higher than an order of magnitude. Therefore as a whole, ultra-scaled Germanane FETs deliver a faster response at low switching energies, almost consistent energy-delay product, and practical $I_{ON}/I_{OFF}$ ratios with uniform $E/I_{OFF}$ ratio -all of which combine to deliver a more energy efficient computation with a smaller footprint.

IV. Conclusion

The high performance characteristics of Germanane FETs in the sub-deca nanometer regime seem to be well comparable to the ITRS 2028 predicted values. Both Germanane n-MOSFET
and p-MOSFET offer excellent $I_{ON}/I_{OFF}$ ratios even when scaled down to 3 nm channel length, which is beyond the ITRS projected limits. Dynamic parameters such as total capacitance, intrinsic switching delay and switching energy have also been calculated and we show that n-MOSFET performs better in comparison to the p-MOSFET, though both the devices meet the ITRS projected limits. Our study therefore suggests that Germanane FETs possess benefits for high-performance device applications even in the sub-deca nm regime.

REFERENCES


